

4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

FEATURES

- DDR3 Integrated Module [iMOD]:
 - Vcc=VccQ=1.5V ± 0.075V
 - 1.5V center-terminated, push/pull I/O
 - Package: 16mm x 22mm, 13 x 21 matrix w/ 271balls
 - Matrix ball pitch: 1.00mm
- Space saving footprint
- Thermally enhanced, Impedance matched, integrated packaging
- Differential, bidirectional data strobe
- 8n-bit prefetch architecture
- 8 internal banks (per word, 4 words integrated in package)
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals.
- CAS (READ) latency (CL): 6, 8, and 10
- CAS (WRITE) latency (CWL): 6, 7 and 8
- Fixed burst length (BL) of 8 and burst chop (BC) of 4
- Selectable BC4 or BL8 on-the-fly (OTF)

- Self/Auto Refresh modes
- Operating Temperature Range (Case Temp=Tc)
 - Industrial: -40°C to 85°C supporting SELF & AUTO REFRESH
 - Extended: -40°C to 105°C; manual REFRESH only
 - Mil-Temp: -55°C to 125°C; manual REFRESH only
- CORE clocking frequencies:
 - Industrial: 667MHz, 533MHz and 400MHz
 - Extended: 533MHz and 400MHz
 - Mil-Temp: 400MHz
- Data Transfer Rates:
 - Industrial: 1333, 1066 and 800 Mbps
 - Extended: 1066 and 800 Mbps
 - Mil-Temp: 800 Mbps
- Write leveling
- Multipurpose register
- Output Driver Calibration

Benefits

- 40% space savings while providing a surface mount friendly pitch (1.00mm)
- Reduced I/O routing (34%)
- 30% improvement in routings for your memory array
- Reduced trace lengths due to the highly integrated, impedance matched packaging
- Thermally enhanced packaging technology allow silicon integration without performance degradation due to power dissipation (heat)
- High TCE organic laminate interposer for improved glass stability over a wide operating temperature
- Suitability of use in High Reliability applications requiring Mil-temp, nonhermetic device operation

*Note: This integrated product and/or its specifications are subject to change without notice. Latest document should be retrieved from LDI prior to your design consideration.

iMOD Part Information

Order Number	Speed Grade	DEVICE GRADE	PKG FOOTPRINT	I/O	Рітсн	Рка No.
L9D340G64BG2I15	DDR3-1333	Industrial				
L9D340G64BG2E19	DDR3-1066	Extended	16mm x 22mm	271	1.00mm	BG2
L9D340G64BG2M25	DDR3-800	Mil-Temp				





INTEGRAT	ED VS. MONOLITHIC SOLUTIONS - HIGHLIGHTS		
	Monolithic Solution	IMOD Solution	
O P T I O N S	DDR3 DDR3 DDR3 DDR3 9.0mm x 15.5mm 9.0mm x 15.5mm 96 ball FBGA 96 ball FBGA 96 ball FBGA 96 ball FBGA	22.0 LDI Part No. LOI Part No.	S A V I S S
Area	4 x 139.5mm ² = 558mm2 PLUS	352mm ²	~40%
I/O	4 x 96 pins = 384 pins total	271 Balls/Locations	30%

TABLE 1: K	ey Timing Pa	RAMETER	S						
Device Grade	Speed Grade	Speed Mark	Part Ordering Information	CORE Freq. [MHz] Support	Data Rate [Mbps] Support	Target ^t RCD- ^t RP-CL	^t RCD [ns]	^t RP [ns]	CL [ns]
INDUSTRIAL	DDR3-1333	15	L9D340G64BG2I15	667/533/400	1333/1066/800	10-10-10/8-8-8/6-6-6	15	15	15
EXTENDED	DDR3-1066	19	L9D340G64BG2E19	533/400	1066/800	8-8-8/6-6-6	15	15	15
MIL-TEMP	DDR3-800	25	L9D340G64BG2M25	400	800	6-6-6	15	15	15



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

FEATURES





TABLE 2: ADDRESSING											
Parameter	64 Meg x 64										
Configuration	[8 Meg x 8 banks x 16] x 4										
Refresh Count	8К										
ROW Addressing	8K (A[12:0])										
Back Addressing	8 (BA[2:0])										
Column Addressing	1K (A[9:0])										



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

STATE DIAGRAM





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

FUNCTIONAL DESCRIPTION

The DDR3 SDRAM uses double data rate architecture to achieve high speed operation. The double data rate (DDR) architecture is an 8n prefetch with an interface designed to transfer two data words per clock cycle at the I/O pins. A single READ or WRITE access for the DDR3 SDRAM consists of a single 8n-bit-wide, one-clock-cycle data transfer at the internal memory core and eight corresponding n-bit-wide, one-half-clock-cycle data transfer at the I/O pin.

The differential strobes (LDQSx, LDQSx\, UDQSx, UDQSx\) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data for WRITEs. The READ data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes.

The DDR3 SDRAM operates from a differential clock (CKx, CKx)). The crossing of CK going HIGH and CK\ going LOW is referred to as the positive edge of Clock (CK). Control, Command, and Address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

READ and WRITE accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTI-VATE command are used to select the bank and the starting column location for the burst access.

DDR3 SDRAM devices use READ and WRITE BL8 and BC4. An AUTO PRECHARGE function may be enabled to provide a self-timed ROW PRE-CHARGE that is initiated at the end of the burst access.

As with standard DDR SDRAM devices, the pipelined, multi-bank architecture of the DDR3 SDRAM allows for concurrent operation, thereby providing high bandwidth by hiding ROW PRECHARGE and ACTIVATION time.

A SELF REFRESH mode is provided for all temperature grade offerings along with AUTO SELF REFRESH for Industrial product, as well as, power-saving, POWER-DOWN mode.

INDUSTRIAL TEMPERATURE

The industrial temperature (I) device requires the case temperature not exceed -40°C or +85°C. JEDEC specifications require the REFRESH rate to double when Tc exceeds +85°C; this also requires use of the high-temperature SELF REFRESH option. Additionally, ODT resistance and the INPUT/OUTPUT impedance must be derated when the Tc is <0°C or >+85°C.

EXTENDED TEMPERATURE


The Extended temperature (E) device requires the case temperature not exceed -40°C or +105°C. JEDEC specifications require the refresh rate to double when Tc exceeds +85°C; this also requires use of the high-temperature SELF REFRESH option. Additionally, ODT resistance and the INPUT/OUTPUT impedance must be derated when the Tc is <0°C or >85°C.

MILITARY, EXTREME OPERATING TEMPERATURE

The Mil-Temp (M) device requires the case temperature not exceed -55°C or +125°C. JEDEC requires the REFRESH rate double when Tc exceeds +85°C and LDI recommends an additional derating as specified in this document as to properly maintain the DRAM core cell charge at temperatures above Tc>105°C.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)



6



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

BALL /SIGNAL LOCATION (PBGA)

123456789101112AVss0Vss0Vcc0Vcc0NCNCVss0NCNCVcc0Vcc0Vcs0BVss0Vcc0Vcc0Vcc0Vcc0Vcc0Vcc0Vcc0Vcc0NCVcc0Vcc0Vcc0Vcc0CVcc0Vcc0Vcc0Vcc0Vcc0Vcc0Vcc0Vcc0Vcc0NC<	13 VssQ VssQ VccQ CccQ NC NC
Normal BVisco </td <td>VssQ E VccQ C VccQ E NC E VssQ E</td>	VssQ E VccQ C VccQ E NC E VssQ E
No.No	VccQ C VccQ E NC E NC F NC H
ImageImageImageImageImageImageImageImageImageImageImageImageImagePVeccQVecsQVessNCNCSCQZQ1NCNCNCNCDQ3DQ3CK3CK3CK3VessPNCDQ3DQ3DQ3NCBA2RFUDQ3LDQ2LDQ3DQ3DQ3DQ3DQ3DQ3DQ3DQ3DQ3DQ3DQ3L	VccQ E NC E NC F NC G NC H NC J VssQ k
Image: Construct of the stateImage: Construct of the stateImage: Construct of the stateImage: Construct of the stateENCDQ35DQ35DQ35NCNCRESETVrefCADQ30DQ35DQ37CK2CK2FNCDQ35DQ35DQ35DQ33NCBA2RFUDQ39DQ35DQ45DQ45DQ45GNCLDM3LDM2DQ49DQ49DQ59RFUDQ55DQ56DQ45DQ42LDQ52LDQ52LDQ52LDQ54DQ45HNCDQ36DQ54DQ60DQ57UDM2VssDQ65DQ46DQ45DQ40DQ45AAAAANCVSSVCCAAAANCVSSVCCAAADQ45	NC E NC F NC G NC H NC J
FNCDQ32DQ32DQ33NCBA2RFUDQ39LDQ32LDQ32DQ43DQ32GNCLDM3LDM2DQ49DQ49DQ49DQ49RFUDQ39LDQ32LDQ32LDQ32LDQ32LDQ33LDQ33HNCDQ38DQ38DQ44DQ40DQ49DQ49QL92VssDQ43DQ49<	NC F NC G NC H NC J VssQ k
Image 	NC C NC H NC J VssQ K
Horis	NC H NC J VssQ k
InitDeckDe	NC J
KVSSQVCcA6A10A9VCcVSSVCcA3A12RFUVCcLVSSQVSSA0A11VCcVSSVrefDAVSSVccA1BA1VSSMVSSQVCcA2A4A8VccVSSVccBA0A5A7VccNNCUDQS1UDQS1UDQS0DQ15UDQS0VccDQ30DQ14DQ9DQ12UDM1PNCLDQS1DQ29DQ8DQ24DQ31VSSUDM0DQ25DQ25DQ25DQ27DQ11DQ17LDM0LDM1RNCLDQS1DQ30OCNCNCNCNCNCDQ26DQ27DQ11DQ17LDM0LDM1	VssQ
Image: And and and and and any and any and any and any and any	
MVSSQVccA2A4A8VccVssVccBA0A5A7VccNNCUQS1UDQS1UDQS0DQ15UDQS0VccDQ30DQ14DQ9DQ12UDM1PNCDQ13DQ29DQ8DQ24DQ31VssUDM0DQ25DQ28DQ22DQ60RNCLDQS1LDQS0DQ16DQ26DQ23ODTDQ17DQ11DQ10LDM0	VssQ
NC UDQS1 UDQS2 DQ20 DQ15 UDQS0 Vec DQ30 DQ14 DQ9 DQ12 UDM1 P NC DQ13 DQ29 DQ8 DQ24 DQ31 Vss UDM0 DQ25 DQ26 DQ26 DQ15 UDM0 DQ15 DQ26 DQ10 DQ26 DQ27 DQ15 DQ27 DQ15 DQ27 DQ15 DQ27 DQ15 DQ27 DQ17 LDM0 LDM1 R NC UDQS1 UDQS0 DQ16 DQ26 DQ27 DQ11 DQ17 LDM0 LDM1	
P NC DQ13 DQ29 DQ8 DQ24 DQ31 Vss UDMo DQ25 DQ28 DQ22 DQ6 R NC LDQS1 LDQS0 DQ10 DQ26 DQ23 ODT DQ17 DQ11 DQ10 LDM0 LDM1 LDM1 <td>VssQ</td>	VssQ
R LDQS1 LDQS0 DQ10 DQ26 DQ23 ODT DQ27 DQ11 DQ17 LDM0 LDM1	NC N
	NC F
T NC DQ0 DQ16 LDQS1 LDQS0 DQ7 NC NC NQ1 DQ4 DQ20	NC F
	NC T
U NC CK0 CK0\ DQ5 DQ21 DQ18 NC NC CKE WE\ DQ19 DQ19 DQ3	NC L
V VCCQ VSS CK1\ CK1 DQ2 RAS\ CAS\ NC NC NC NC VSS	VccQ
W VCCQ VCC VSS NC NC CS\ NC NC NC NC VSS VCC	VccQ
Y VssQ Vss Vcc Vss	VssQ
AA VssQ VssQ VccQ VccQ NC VssQ NC VccQ VccQ VssQ	VssQ
1 2 3 4 5 6 7 8 9 10 11 12	13
GND (Core) V + (Core Power) UNPOPULATED Addres	35
GND (I/O) V + (I/O Power) NC	
Data IO CNTRL Level	REF



TABLE 3 - BALL/SI	GNAL LOCA	TION A	ND DESCRIPTION
Ball Assignments	Symbol	Туре	Description
L3, L10, M3, K9, M4,	A0, A1, A2,	Input	Address Inputs: Provide the ROW address for ACTIVATE commands, and the column address
M10, K3, M11, M5, K5,	A3, A4, A5,		and auto precharge bit (A10) for READY/WRITE commands, to select one location out of the
K4, L4, K10	A6, A7, A8,		memory array in the respective bank. A10 sampled during a PRECHARGE command determines
	A9, A10 /AP,		whether the PRECHARGE applies to one bank (A10 LOW), bank selected by BA[2:0] or all banks
	A11, A12 /BC		(A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.
			Address inputs are referenced to VrefCA. A12/BC#: when enabled in the mode register (MR), A12
			is sampled during READ and WRITE commands to determine whether burst chop, LOW = BC4
			burst chop).
M9, L11, F6	BA0, BA1,	Input	Bank Address Inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRE-
	BA2		CHARGE command is being applied. BA[2:0] define which mode register (MRo, MR1, MRE, or
			MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to VrefCA.
K11, G7, F7	RFU	Input	Future Address: A13, A14, A15
U2, U3, V4, V3, E12,	CKx, CKx\	Input	Clock: CKx and CKx\ are differential clock inputs, one differential pair per WORD, four WORDs
E11, D10, D11			contained in the L9D3xxG64 product. All control and address input signals are sampled on the
			crossing of the positive edge of CKx and the negative edge of CKx\. Output data strobes (UDQSx/
			UDQSx\ and LDQSx/LDQSx\) is referenced to the crossing of CKx and CKx\.
U9	CKE	Input	Clock Enable: CKE enables and disables internal circuitry and clocks on the SDRAM. The
			specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and
			operating mode. Taking CKE LOW provides PRECHARGE power-down and SELF REFRESH
			operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous
			for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh
			exit. Input buffers (excluding CKx, CKx CKE, RESET#, and ODT) are disabled during SELF
			REFRESH. CKE is referenced to VrefCA.
W6	CS/	Input	Chip Select: CS\ enables (registered LOW) and disables the command decoder. All commands
			are masked when CS\ is registered HIGH. CS\ provides for external rank selection on systems with
			multiple ranks. CS\ is considered part of the command code. CS\ is referenced to VrefCA.
R11, P8, R12, N12,	LDMx,	Input	Input Data Mask: LDMx is the Lower-byte of a WORD, UDMx is the Upperbyte of a WORD, the
G3, H6, G2,	UDMx		L9D3xxG64 contains four WORDS. The data mask input, masks WRITE data. Lower byte data
J2			masked when LDMx is sampled HIGH, upper byte data masked when UDMx is sampled HIGH.
			The UDMx and LDMx pins are structured as inputs only, the pins electrical loading is designed to
			match that of the DQ and LDQSx UDQSx and UDQSx\ pins.
V6	RAS\	Input	ROW Address Strobe/Select: Defines the command being entered along CAS WE and CS\.
			This input pin is referenced to VrefCA.
V7	CAS\	Input	COLUMN Address Strobe/Select: Defines the command being entered along with RAS WE
			and CS\. This input pin is referenced to VrefCA.
U10	WE\	Input	WRITE Enable Input: Defines the command being entered along with CAS RAS, and CS\. This
			input pin is referenced to VrefCA.




TABLE 3 - BALL/SIG	NAL LOCA	tion ai	ND DESCRIPTION CONTINUED
Ball Assignments	Symbol	Туре	Description
R7	ODT	Input	On-Die Termination: ODT enables (when registered HIGH) and disables termination resistance
			internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of
			the following signals: DQ[63:0], LDQXx UDQSx UDMx, and LDMx. The ODT input is ignored if
			disabled via the LOAD MODE register command. ODT is referenced to VrefCA.
F5	RESET\	Input	RESET: An input control pin, active LOW referenced to Vss. The RESET\ input receiver is a
			CMOS input defined as a rail to rail signal with DC HIGH \geq 0.8 x Vcc and DC LOW \leq 0.2 x VccQ.
			RESET\ assertion and de-assertion are asynchronous.
T5, R3, T4, R2, F9, G11,	LDQSx,	Input	Data Strobe, LOW Byte (per WORD): Output, edge-aligned with READ data. Input, center-
F10, G12	LDQSx\		aligned with WRITE data.
N4, N6, N3, N2, J10, J8,	UDQSx,	Input	Data Strobe, HIGH Byte (per WORD): Output, edge-aligned with READ data. Input, center-
J11, J12	UDQSx\		aligned with WRITE data.
T2, T10, V5, U12, T11,	DQ0, DQ1,	I/O	Data Input/Output: LOW Byte, LOW WORD (WORD 1). Pin referenced to VrefDQ.
U4, P12, T6	DQ2, DQ3,		
	DQ4, DQ5,		
	DQ6, DQ7		
P4, N10, R4, R9, N11,	DQ8, DQ9,	I/O	Data Input/Output: HIGH Byte, LOW WORD (WORD 1). Pin referenced to VrefDQ.
P2, N9, N5	DQ10, DQ11,		
	DQ12, DQ13,		
	DQ14, DQ15		
T3, R10, U6, U11, T12,	DQ16, DQ17,	I/O	Data Input/Output: LOW Byte, WORD 2. Pin referenced to VrefDQ.
U5, P11, R6	DQ18, DQ19,		
	DQ20, DQ21,		
	DQ22, DQ23		
P5, P9, R5, R8, P10, P3,	DQ24, DQ25,	I/O	Data Input/Output: HIGH Byte, WORD 2. Pin referenced to VrefDQ.
N8, P6	DQ26, DQ27,		
	DQ28, DQ29,		
	DQ30, DQ31		
F12, F4, D9, E2, F3,	DQ32, DQ33,	I/O	Data Input/Output: LOW Byte, WORD 3. Pin referenced to VrefDQ.
E10, H2, F8	DQ34, DQ35,		
	DQ36, DQ37,		
	DQ38, DQ39		
H10, J4, G10, G5, J3,	DQ40, DQ41,	I/O	Data Input/Output: HIGH Byte, WORD 3. Pin referenced to VrefDQ.
H12, J5, J9	DQ42, DQ43,		
	DQ44, DQ45,		
	DQ46, DQ47		



TABLE 3 - BALL/S	IGNAL LOC	ATION A	IND DESCRIPTION CONTINUED
Ball Assignments	Symbol	Туре	Description
F11, G4, E8, E3, F2, E9,	DQ48, DQ49,	Supply	Data Input/Output: LOW Byte, HIGH WORD (WORD 4). Pin referenced to VrefDQ.
H3, G8	DQ50, DQ51,		
	DQ52, DQ53,		
	DQ54, DQ55		
H9, H5, G9, G6, H4,	DQ56, DQ57,	Supply	Data Input/Output: HIGH Byte, HIGH WORD (WORD 4). Pin referenced to VrefDQ.
H11, J6, H8	DQ58, DQ59,		
	DQ60, DQ61,		
	DQ62, DQ63		
B3, B5, B6, B8, B9, B11,	Vcc	Supply	Power Supply: 1.5V ± 0.075V
C2, C12, J7, K2, K6, K8,			
K12, L5, L9, M2, M6, M8,			
M12, N7, W2, W12, Y3,			
Y5, Y6, Y8, Y9, Y11			
A3, A4, A10, A11, C1,	VccQ	Supply	Data I/O Supply: 1.5V ± 0.075V
C13, D1, D13, K1, K13,			
M1, M13, V13, W1, W13,			
AA3, AA4, AA10, AA11			
B4, B7, B10, C3, C11,	Vss	Supply	Ground
D2, D12, H7, K7, L2,			
L6, L8, L12, M7, P7, V2,			
V12, W3, W11, Y2, Y4,			
Y7, Y10, Y12			
A2, A7, A12, A13, B1,	VssQ	Supply	Data I/O Ground: Isolated from Core for improved noise immunity
B13, L1, L13, Y1, Y13,			
AA1, AA2, AA7, AA12,			
AA13			
E7	VrefCA	Supply	Voltage Reference CORE: VrefCA must be maintained at all times
L7	VrefDQ	Supply	Voltage Reference I/O: VrefDQ must be maintained at all times.
C5, C6, D5, D6	ZQx	Ref.	External Reference for output drive calibration
A1	UNPOPULATED		Unpopulated, un-plated matrix location(s)
A5, A6, A8, A9, C4, C7,	NC	_	No Connect: These ball locations have no electrical connection internally. Locations other than
C8, C9, C10, D3, D4,			those indicating an upgrade or alternative function should be left isolated (non-connected)
D7, D8, E1, E4, E5, E13,			
F1, F5, F13, G1, G13,			
H1, H13, J1, J13, N1,			
N13, P1, P13, R1, R13,			
T1, T7, T8, T9, T13, U1,			
U7, U8, U13, V8, V9,			
V10, V11, W4, W5, W7,			
W8, W9, W10, AA5,			
AA6, AA8, AA9			







4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 5: ABSOLUTE N	Iaximum Ratings				
Symbol	Parameter	MIN	MAX	UNITS	NOTES
Vcc	Vcc Supply Voltage relative to Vss	-0.4	1.975	V	1
VccQ	Vcc Supply Voltage relative to VssQ	-0.4	1.975	V	1
VIN, VOUT	Voltage on any pin relative to Vss	-0.4	1.975	V	1
TcIndustrial	Operating Case Temperature	0	85	°C	2,3
TcExtended	Operating Case Temperature	-40	105	°C	2,3
TcMiltemp	Operating Case Temperature	-55	125	°C	2,3
Тѕтс	Storage Temperature	-55	120	°C	2,3

NOTES:

- 1. Vcc and VccQ must be within 300mV of each other at all times and VREF must not be greater than 0.6 x VccQ. When Vcc and VccQ are less than 500MV, VREF may be ≤300mV.
- 2. Max operating case temperature. Tc is measured in the center of the package.
- 3. Device Functionality is not guaranteed if the DRAM device exceeds the Maximum Tc during operation.

TABLE 6: INPUT/OUTPUT CAPACITANCE	TABLE 6: INPUT/OUTPUT CAPACITANCE												
		DDR	3-800	DDR	3-1066	DDR	3-1333						
Capacitance Parameter	Symbol	MIN	MAX	MIN	МАХ	MIN	МАХ	UNITS	NOTES				
CK and CK\	Сск	3.1	6.2	3.1	6.2	3.0	6.1	pF					
△C: CK to CK\	Срск	0	0.2	0	0.2	0	0.2	pF					
Single-end I/O: DQ, DM	C10	1.5	3.0	1.5	3.0	1.5	2.5	pF	2				
Differential I/O: DQS, DQS\	C10	1.5	3.0	1.5	3.0	1.5	2.5	pF	3				
∆C: DQS to DQS\	Cccqs	0	0.2	0	0.2	0	0.2	pF	3				
∆C: DQ to DQS	CDI0	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	4				
∆C: CNTL to CK	CDI_CNTL	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	6				
∆C: cmd_ADDR to CK	CDI_CMD_ADDR	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	7				
Inputs (RAS CAS WE CS CKE, ADDR)	CI_Shared	2.9	5.5	2.9	5.3	2.9	5.1	pF	5				

NOTES:

- 1. Vcc = +1.5V± 0.075mV, VccQ = Vcc, VREF = Vss, f= 100MHz, Tc = 25°C, VOUT (DC) = 0.5 x VccQ, VOUT (peak to peak) = 0.1V
- 2. DM input is grouped with I/O pins, reflecting the signal is grouped with DQ and therefore matched in loading.
- 3. Cccqs is for DQS vs. DQS\
- 4. CDIO = CIO (DQ) 0.5 x (CIO [DQS] + CIO [DQS\])
- 5. Excludes CK, CK\
- 6. $CDI_CNTL = CI(CNTL) 0.5 x (CCK[CK] + CCK [CK\]); CNTL = ODT, CS\ and CKE$
- 7. CDI_CMD_ADDR = CI (CMD_ADDR) 0.5 x (CCK [CK] + CCK [CK\]); CMD = RAS\, CAS\, and WE\ ADDR = [n:0]



TABLE 8:	TABLE 8: TIMING PARAMETERS FOR ICC MEASUREMENTS - CLOCK UNITS												
			DDR3-800 -25										
Icc Paran	neter		6-6-6	6-6-6 8-8-8 10-10-10									
^t CK (MIN) Io	сс		2.5	1.875	1.5	ns							
CL Icc	CL ICC		6	8	10	СК							
^t RCD (MIN)	^t RCD (MIN) Icc		6	8	10	СК							
tRC (MIN) I	сс		21	28	34	СК							
^t RAS (MIN)	Icc		15	20	24	СК							
^t RP (MIN) I	сс		6	8	10	СК							
^t FAW	x64		20	27	30	СК							
tRRD Icc		x64	4	6	5	СК							
^t RFC 64M x 16 (4X)		44	59	74	СК								



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 9: Icc0 MEASUREMENT LOOP

Γ									1	Го	gg	lin	g										ск, ск\
			_						St	ati	сŀ	но	G⊢	ł									СКЕ
7	6	σı	4	ω	2	<u> </u>		0											Sub-Loop				
14 x nRC	12 x <i>n</i> RC	10 x nRC	8 x <i>n</i> RC	6 x <i>n</i> RC	4 x <i>n</i> RC	2 x nRC		nRC + nRAS		<i>n</i> RC + 4	nRC + 3	nRC + 2	nRC + 1	nRC		nRAS		4	ω	2	-	0	Cycle Number
								PRE		D/	D/	D	D	ACT		PRE		D/	D/	D	D	ACT	Command
								0		_	_	-	_	0		0		_	_	_	_	0	cs\
							R	0	Repeat	_	_	0	0	0		0		_	_	0	0	0	RAS\
							Repeat cycles nRC +1 through nRC +4 until 2 x RC -	-	Repeat cycles n RC	_	1	0	0	-1	Rep	_	Repe	-	1	0	0	1	CAS\
Re	Re	Re	Re	Re	Re	Re	es n RC +1	0	RC +1 throu	_	-	0	0	-	Repeat cycles	0	Repeat cycles 1	-	-	0	0	-	WE\
peat sub-lo	peat sub-lo	peat sub-lo	peat sub-lo	peat sub-lo	peat sub-lo	peat sub-lo	through n	0	+1 through n RC +	0	0	0	0	0	1 through 4	0	through 4	0	0	0	0	0	ODT
Repeat sub-loop 0, use BA [2:0]	oop 0, use	RC +4 un	0	+4 until n RC - 1 +	0	0	0	0	0	4 until nRC	0	l until <i>n</i> RA	0	0	0	0	0	BA [2:0]					
BA [2:0] =	Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0] =	til 2 x RC -	0	RC - 1 + <i>n</i> F	0	0	0	0	0	<u>'</u>	0	through 4 until n RAS - 1, truncate if needed	0	0	0	0	0	A [15:11]
:7	6	57	4	ü	2	<u> </u>	 1, truncate if ne 	0	n RAS - 1, tr	0	0	0	0	0	, truncate if needed	0	icate if nee	0	0	0	0	0	A [10]
							e if needed:	0	truncate if n	0	0	0	0	0	ded	0	ded	0	0	0	0	0	A [9:7]
							đ	п	if needed	т	п	п	п	п		0		0	0	0	0	0	A [6:3]
								0		0	0	0	0	0		0		0	0	0	0	0	A [2:0]
													•										Data



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 10: Icc1 MEASUREMENT LOOP

												То	gg	llin	g												ск, ск\
			T			_	1				S	tat	ic	HI	Gł	-											СКЕ
7	6	თ	4	ω	2	-										c	0										Sub-Loop
2 xnRC	2 xnRC	2 xn RC	2 xn RC	2 xnRC	2 xn RC	2 xn RC		nRC + nRAS		nRC + nRCD		nRC +4	nRC +3	nRC +2	nRC +1	n RC		nRAS	-	nRCD	-	4	3	2	-	0	Cycle Number
								PRE		RD		D	D	D	D	ACT		PRE		RD		Þ	Þ	D	D	ACT	Command
								0		0		_	-	1	1	0		0		0		-	1	1	_	0	cs\
								0	_	-	_	1	-	0	0	0		0		1		-	1	0	0	0	RAS\
							Repeat o	_	Repeat cycles nRC	0	Repeat cycles nRC	_	_	0	0	-	R	-	Re	0	Re	_	-	0	0	_	CAS
ק	R	R	R	R	R	R	Repeat cycle nRC + 1 through nRC + 4 until 2 x nRC - 1,	0	les nRC +	_	+	-	-	0	0	-	Repeat cycles	0	Repeat cycles	-	Repeat cycles	-	-	0	0	_	WE\
Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0]	Repeat sub-loop 0,	Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0]	Repeat sub-loop 0, use	Repeat sub-loop 0,	+ 1 through	0	1 through nRC	0	1 through nRC + 4 until nRC +	0	0	0	0	0	-	0	<u>→</u>	0	s 1 through	0	0	0	0	0	ODT
loop 0, us	-loop 0, us	-loop 0, use	-loop 0, us	-loop 0, us	-loop 0, us	-loop 0, us	h nRC + 4	0	nRC + 4 until	0	nRC + 4 υ	0	0	0	0	0	through 4 until nRC -	0	through 4 until nRAS -	0	h 4 until nRCD -	0	0	0	0	0	BA [2:0]
e BA [2:0]		BA [2:0]	e BA [2:0]		BA [2:0]	, use BA [2:0] =	until 2 x n	0	until nRC +	0	Intil nRC +	0	0	0	0	0	<u>_</u>	0	<u>_</u>	0	<u>_</u>	0	0	0	0	0	A [15:11]
= 7	= 6	= 5	= 4	ш З	= 2	" 		0	nRAS - 1	0	nRCD - 1		0	0	0	0	truncate if ne	0	truncate if n	0	truncate if r	0	0	0	0	0	A [10]
							truncate if ne	0	, truncate it	0	, truncate i	0	0	0	0	0	needed	0	if needed	0	if needed	0	0	0	0	0	A [9:7]
							needed	п	ate if needed	т	ate if needed	п	т	п	п	п		0		0		0	0	0	0	0	A [6:3]
								0		0		0	0	0	0	0		0		0		0	0	0	0	0	A [2:0]
										00110011						ı				00000000					ı		Data



TABLE 11: Icc MEASUREMENT CONDITIONS FOR	Power-Down Cur	RENTS		
Name	Icc2P0 Precharge Power- Down Current (Slow Exit)	Icc2P1 Precharge Power- Down Current (Fast Exit)	Icc2Q Precharge Quiet Standby Current	Icc3P Active Power- Down Current
Timing Pattern	n/a	n/a	n/a	n/a
CKE	LOW	LOW	HIGH	LOW
External Clock	Toggling	Toggling	Toggling	Toggling
^t CK	^t CK (MIN) Icc	^t CK (MIN) Icc	^t CK (MIN) Icc	^t CK (MIN) Icc
^t RC	n\a	n\a	n\a	n\a
^t RAS	n\a	n\a	n\a	n\a
^t RCD	n\a	n\a	n\a	n\a
^t RRD	n\a	n\a	n\a	n\a
^t RC	n\a	n\a	n\a	n\a
CL	n\a	n\a	n\a	n\a
AL	n\a	n\a	n\a	n\a
CS/	HIGH	HIGH	HIGH	HIGH
Command Inputs	LOW	LOW	LOW	LOW
ROW/COLUMN Addr	LOW	LOW	LOW	LOW
Bank Address	LOW	LOW	LOW	LOW
DM	LOW	LOW	LOW	LOW
Data I/O	Mid-level	Mid-level	Mid-level	Mid-level
Output Buffer DQ, DQS	Enabled	Enabled	Enabled	Enabled
ODT	Enabled, OFF	Enabled, OFF	Enabled, OFF	Enabled, OFF
Burst Length	8	8	8	8
ACTIVE Bank(s)	None	None	None	None
IDLE Bank(s)	All	All	All	All
Special Notes	n\a	n\a	n\a	n\a



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 12: Icc2N / Icc3N MEASUREMENT LOOP

				То	gg	lin	g				ск, ск\
			S	tat	ic	н	GI	Η			СКЕ
7	6	5	4	ω	2	1		c	Э		Sub-Loop
28-31	24-27	20-23	16-19	12-15	8-11	4-7	3	2	1	0	Cycle Number
							Þ	Þ	D	D	Command
							-1	-	-	-1	csı
							1	-	0	0	RAS\
							1	-	0	0	CAS\
7	7	R	70	7	7	م	1	-	0	0	WE\
epeat sub	Repeat sub	Repeat sub	Repeat sub	Repeat sub	Repeat sub	Repeat sub	0	0	0	0	ODT
-loop 0, us	-loop 0, us	-loop 0, us	-loop 0, us	-loop 0, us	-loop 0, us	-loop 0, us	0	0	0	0	BA [2:0]
Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0] = 6	Repeat sub-loop 0, use BA [2:0] = 5	Repeat sub-loop 0, use BA [2:0] =	Repeat sub-loop 0, use BA [2:0] = 3	Repeat sub-loop 0, use BA [2:0] = 2	Repeat sub-loop 0, use BA [2:0] =	0	0	0	0	A [15:11]
= 7	= 6	= 5	= 4	ш З	= 2	= 1	0	0	0	0	A [10]
							0	0	0	0	A [9:7]
							т	п	0	0	A [6:3]
							0	0	0	0	A [2:0]
										ı	Data



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 13: Icc2NT MEASUREMENT LOOP

				То	gg	lin	g				CK, CK\
			S	tat	ic	HI	Gł	-			СКЕ
7	6	5	4	3	2	1		c	D		Sub-Loop
28-31	24-27	20-23	16-19	12-15	8-11	4-7	3	2	1	0	Cycle Number
							Þ	D	D	D	Command
							_	_	-	-	CS\
							1	1	0	0	RAS\
							1	1	0	0	CAS\
Repe	Repe	Repe	Repe	Repe	Repe	Repe	-	-	0	0	WE\
at sub-loop	at sub-loo	at sub-loo	at sub-loo	at sub-loo	at sub-loop	at sub-loop	0	0	0	0	ODT
Repeat sub-loop 0, use BA [2:0] = 7; ODT = ·	Repeat sub-loop 0, use BA [2:0] = 6; ODT = 1	Repeat sub-loop 0, use BA [2:0] = 5; ODT	Repeat sub-loop 0, use BA [2:0] = 4; ODT = 0	Repeat sub-loop 0, use BA [2:0] = 3; ODT = -	Repeat sub-loop 0, use BA [2:0] = 2; ODT = 1	Repeat sub-loop 0, use BA [2:0] = 1; ODT = 0	0	0	0	0	BA [2:0]
A [2:0] = 7;	A [2:0] = 6;	A [2:0] = 5;	A [2:0] = 4;	A [2:0] = 3;	A [2:0] = 2;	A [2:0] = 1;	0	0	0	0	A [15:11]
0DT = 1	ODT = 1	ODT = 0	ODT = 0	0DT = 1	0DT = 1	ODT = 0	0	0	0	0	A [10]
							0	0	0	0	A [9:7]
							т	т	0	0	A [6:3]
							0	0	0	0	A [2:0]
											Data



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 14: Icc4R MEASUREMENT LOOP

						То	gg	llin	g						ск, ск \
					s	tat	ic	нι	Gł	Η					СКЕ
7	6	5	4	ω	2	_				c	>				Sub-Loop
56-63	48-55	40-47	32-39	24-31	16-23	8-15	7	6	σı	4	ω	2	-	0	Cycle Number
							Þ	D/	D	RD	D/	D/	D	RD	Command
							_	1	1	0	1	1	-1	0	CSI
							-	1	0	1	1	1	0	1	RAS\
							-	1	0	0	-	1	0	0	CASI
7	7	R	R	7	7	7	-	1	0	-	-	1	0	1	WE\
lepeat sub	tepeat sub	lepeat sub	0	0	0	0	0	0	0	0	ODT				
-loop 0, us	-loop 0, us	0	0	0	0	0	0	0	0	BA [2:0]					
Repeat sub-loop 0, use BA [2:0] = 7	Repeat sub-loop 0, use BA [2:0] = 6	Repeat sub-loop 0, use BA [2:0] = 5	Repeat sub-loop 0, use BA [2:0] = 4	Repeat sub-loop 0, use BA [2:0] = 3	Repeat sub-loop 0, use BA [2:0] = 2	Repeat sub-loop 0, use BA [2:0] =	0	0	0	0	0	0	0	0	A [15:11]
= 7	= 6	п 2	= 4	။ သ	= 2	" -	0	0	0	0	0	0	0	0	A [10]
							0	0	0	0	0	0	0	0	A [9:7]
							п	п	т	т	0	0	0	0	A [6:3]
							0	0	0	0	0	0	0	0	A [2:0]
										00110011				00000000	Data



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 15: Icc4W MEASUREMENT LOOP

						То	ggl	ing	5						ск, ск\
			_		St	ati:	ic I	HIG	ίH						СКЕ
7	6	ы	4	ω	2	1				c	0				Sub-Loop
56-63	48-55	40-47	32-39	24-31	16-23	8-15	7	6	5	4	з	2	1	0	Cycle Number
							D\	D\	D	WR	D/	D\	D	WR	Command
							1	1	1	0	1	1	1	0	cs\
							1	1	0	1	1	1	0	1	RAS\
							1	1	0	0	1	1	0	0	CAS\
Re	1	1	0	0	1	1	0	0	WE\						
Repeat sub-loop 0, use BA [2:0] = 7	Repeat sub-loop 0, use BA [2:0] = 6	Repeat sub-loop 0, use BA [2:0] = 5	Repeat sub-loop 0, use BA [2:0] = 4	Repeat sub-loop 0, use BA [2:0] = 3	Repeat sub-loop 0, use BA [2:0] = 2	Repeat sub-loop 0, use BA [2:0] = 1	1	1	1	1	1	1	1	1	ODT
op 0, use B	0	0	0	0	0	0	0	0	BA [2:0]						
A [2:0] = 7	A [2:0] = 6	A [2:0] = 5	A [2:0] = 4	A [2:0] = 3	A [2:0] = 2	A [2:0] = 1	0	0	0	0	0	0	0	0	A [15:11]
							0	0	0	0	0	0	0	0	A [10]
							0	0	0	0	0	0	0	0	A [9:7]
							п	п	т	-	0	0	0	0	A [6:3]
							0	0	0	0	0	0	0	0	A [2:0]
										00110011	ŗ			00000000	Data



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 16: Icc5B MEASUREMENT LOOP

					То	gg	Ilin	g					ск, ск\
				S	tat	ic	нι	Gł	-				СКЕ
2	1h	1g	1f	1e	1d	1c	1b		2	2		0	Sub-Loop
33-n RFC-1	29-32	25-28	21-24	17-20	13-16	9-12	5-8	4	з	2	1	0	Cycle Number
								D	Þ	D	D	REF	Command
													cs\
													RAS\
Repe													CAS\
eat sub-loo	R	R	R	R	R	R	R						WE\
p 1a throu	epeat sub-	epeat sub-	epeat sub-	epeat sub-	epeat sub-	epeat sub-	epeat sub-						ODT
Repeat sub-loop 1a through 1h untiRFC - 1, truncate if needed	Repeat sub-loop 1a, use BA [2:0] = 7	Repeat sub-loop 1a, use BA [2:0] = 2	Repeat sub-loop 1a, use BA [2:0] =						BA [2:0]				
RFC - 1, tru	se BA [2:0]	se BA [2:0]	se BA [2:0]	se BA [2:0]	se BA [2:0]	se BA [2:0]	se BA [2:0]						A [15:11]
uncate if ne	= 7	= 6	н 5	= 4	= 3	= 2	= 1						A [10]
eeded													A [9:7]
													A [6:3]
													A [2:0]
													Data



TABLE 17: Icc MEASUREMENT LOOP			
	Industrial Range Tc =-40°C to 85°C	Extended or Mil Temperature Range, Tc = -40°C to 85°C or -55°C to 125°C	
Icc Test	Icc6: Self Refresh Current	Icc6E/M: Self Refresh Current	Icc8: Reset
CKE	LOW	LOW	Mid-level
External Clock	Off, CK and CK\ = LOW	Off, CK and CK\ = LOW	Mid-level
^t CK	n\a	n\a	n\a
tRC	n\a	n\a	n\a
^t RAS	n\a	n\a	n\a
^t RCD	n\a	n\a	n\a
^t RRD	n\a	n\a	n\a
tRC	n\a	n\a	n\a
CL	n\a	n\a	n\a
AL	n\a	n\a	n\a
CS\	Mid-level	Mid-level	Mid-level
Command Inputs	Mid-level	Mid-level	Mid-level
ROW/COLMUN addresses	Mid-level	Mid-level	Mid-level
BANK addresses	Mid-level	Mid-level	Mid-level
Data I/O	Mid-level	Mid-level	Mid-level
Output buffer DQ, DQS	Enabled	Enabled	Mid-level
ODT	Enabled, Mid-level	Enabled, Mid-level	Mid-level
Burst Length	n\a	n\a	n\a
Active BANKS	n\a	n\a	None
IDLE BANKS	n\a	n\a	All
SRT	Disabled (normal)	Enabled (extended)	n∖a
ASR	Disabled	Disabled	n\a



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 18: Icc7 MEASUREMENT LOOP

																Т	og	glin	ıg																	ск, ск\
																Sta	atic	HI	G⊦	ł																СКЕ
ō	10	18	17	16	15	ī	14	13	12		=	1			5	5		9	>	8	7	6	ы	4	2	ω	2		-	•			c	Þ		Sub-Loop
3 x nFAW + 4x nRRD +1	3 x nFAW + 4x nRRD	3 x nFAW + 3x nRRD	3 x nFAW + 2x nRRD	3 x nFAW + nRRD	3 x nFAW	2 x nFAW+4x n RRD+1	2 x nFAW + 4x nRRD	2 x <i>n</i> FAW + 3x <i>n</i> RRD	2 x nFAW + 2x <i>n</i> RRD	2 x <i>n</i> FAW + <i>n</i> RRD+3	2 x <i>n</i> FAW + <i>n</i> RRD+2	2 x n FAW + n RRD+1	2 x nFAW + n RRD	2 x nFAW + 3	2 x nFAW + 2	2 x nFAW + 1	2 x <i>n</i> FAW	nFAW + 4xnRRD+1	n FAW + 4xn RRD	n FAW + 3xn RRD	n FAW + 2xn RRD	n FAW + n RRD	nFAW	4 x n RRD + 1	4 x nRRD	3x n RRD	2 x nRRD	nRRD + 3	nRRD + 2	nRRD + 1	n RRD	з	2		0	Cycle Number
	D						D				D	RDA	ACT		D	RDA	ACT		D						D				D	RDA	ACT		D	RDA	ACT	Command
	_						_				_	0	0		_	0	0		_						-				_	0	0		_	0	0	CSI
	0						0				0	-	0		0	-	0		0						0				0	1	0		0	-	0	RAS\
Repeat	0					Repeat	0			Repeat c	0	0	1	Re	0	0	-	Repea	0						0				0	0	-		0	0	1	CAS\
cycle 3 x r	0	Re	Re	Re	Re	cycle 2 x r	0	Re	Re	Repeat cycle 2 x nFAW + nRRD + 2	0	_	-	Repeat cycle	0	-	-	at cycle <i>n</i> F	0	Re	Re	Re	Re	Repeat cy	0	Re	Re	Repea	0	-	-		0	-	1	WE\
1FAW + 4	0	peat sub-lo	oeat sub-lc	oeat sub-lc	peat sub-lc	7 FAW + 4	0	peat sub-lo	Repeat sub-loop 10,	=AW + <i>n</i> R	0	0	0	2 x <i>n</i> FAW +	0	0	0	AW + 4 x	0	peat sub-le	peat sub-le	peat sub-le	peat sub-le	cle 4 x <i>n</i> R	0	peat sub-le	peat sub-le	t cycle nR	0	0	0	Repeat cycle	0	0	0	ODT
Repeat cycle 3 x nFAW + 4 x n RRD until 4 x n FAW - 1,	7	Repeat sub-loop 11, use BA[2:0] =	Repeat sub-loop 10, use BA[2:0] = 6	Repeat sub-loop 11, use BA[2:0] = 5	Repeat sub-loop 10, use BA[2:0] = 4	Repeat cycle 2 x nFAW + 4 x n RRD until 3 x n FAW - 1,	ω	Repeat sub-loop 11, use BA[2:0] =	op 10, use	.RD + 2 un	-	-	-	/ + 2 until 2	0	0	0	Repeat cycle nFAW + 4 x nRRD until 2 x nFAW - 1,	7	Repeat sub-loop 1, use BA[2:0]	Repeat sub-loop 0, use BA[2:0] =	Repeat sub-loop 1, use BA[2:0] = 5	Repeat sub-loop 0, use BA[2:0] =	Repeat cycle 4 x n RRD until n FAW - 1, if needed	ω	Repeat sub-loop 0, use BA[2:0] =	Repeat sub-loop 0, use BA[2:0] = 2	Repeat cycle nRRD + 2 until 2 x nRRD - 1	-	-	-	cle 2 until nRRD	0	0	0	BA [2:0]
ntil 4 x <i>n</i> F.	0	∋ BA[2:0] =	e BA[2:0] =	∋ BA[2:0] =	∋ BA[2:0] =	ntil 3 x n F.	0	∋ BA[2:0] =	use BA[2:0] = 2	until 2 x nFAW + 2 x n RRD	0	0	0	2 until 2 x n FAW +	0	0	0	il 2 x <i>n</i> FA\	0	BA[2:0] =	BA[2:0] =	BA[2:0] =	BA[2:0] =	FAW - 1, i	0	BA[2:0] =	BA[2:0] =	til 2 x nRF	0	0	0	nRRD - 1	0	0	0	A [15:11]
	0	: 7	:6	сл		AW - 1, if r	0	ü.	:2	W + 2 x n	0	-	0	n RRD -	0	-	0	N - 1, if needeo	0	7	6	5	4	f needed	0	ω	2	2D - 1	0	<u> </u>	0		0	-	0	A [10]
if needed	0					if needed	0			RRD - 1	0	0	0		0	0	0	eded	0						0				0	0	0		0	0	0	A [9:7]
	0						0				0	0	0		т	п	п		п						п				п	п	п		0	0	0	A [6:3]
	0						0				0	0	0		0	0	0		0						0				0	0	0		0	0	0	A [2:0]
												00000000				00110011														00110011				00000000		Data



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

		Speed Bin				
lcc		DDR3-800	DDR3-1066	DDR3-1333	UNITS	Notes
lcc0	IND	350	390	435	mA	1
	EXT	365	406		mA	2
	MIL-TEMP	380			mA	3
lcc1	IND	435	510	585	mA	1
	EXT	463	530		mA	2
	MIL-TEMP	482			mA	3
Icc2P0	IND	47	47	47	mA	1
	EXT	61	61		mA	2
	MIL-TEMP	176			mA	3
lcc2P1	IND	118	137	157	mA	1
	EXT	153	178		mA	2
	MIL-TEMP	176			mA	3
lcc2Q	IND	184	212	240	mA	1
	EXT	239	275		mA	2
	MIL-TEMP	275			mA	3
Icc2N	IND	195	215	255	mA	1
	EXT	253	279		mA	2
	MIL-TEMP	290			mA	3
Icc2NT	IND	314	372	412	mA	1
1002111	EXT	405	484		mA	2
	MIL-TEMP	465			mA	3
lcc3P	IND	118	138	157	mA	1
	EXT	123	145		mA	2
	MIL-TEMP	130			mA	3
lcc3N	IND	196	215	235	mA	1
	EXT	200	219		mA	2
	MIL-TEMP	215			mA	3
lcc4R	IND	902	1020	1137	mA	1
	EXT	920	1041		mA	2
	MIL-TEMP	940			mA	3
Icc4W	IND	941	1137	1392	mA	1
	EXT	960	1160		mA	2
	MIL-TEMP	980			mA	3
Icc5B	IND	784	862	941	mA	1
10002	EXT	800	880		mA	2
	MIL-TEMP	816			mA	3
lcc6	IND	24	24	24	mA	1
1000	EXT	43	43		mA	2
	MIL-TEMP	75			mA	3
lcc7	IND	1372	1489	1646	mA	1
1007	EXT	1475	1600	1010	mA	2
	MIL-TEMP	1590			mA	3
lcc8	IND	Icc2P + 2mA	Icc2P + 2mA	Icc2P + 2mA	mA	1
1000	EXT	ICC2P + 2.1mA	ICC2P + 2.1mA		mA	2
	MIL-TEMP	ICC2P + 2.4mA			mA	3

NOTES:

1. Tc = 0°C to \leq 85°C; SRT and ASR are disabled, enabling ASR could increase ICCx by up to an additional 2mA.

Tc = -55°C to \leq 125°C; SRT and ASR are disabled, enabling ASR could increase ICCx by up to an additional 2mA.

2. Tc = -40°C to \leq 105°C; SRT and ASR are disabled, enabling ASR could increase ICCx by up to an additional 2mA.

З.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

All Voltages are referenced to Vss						
Parameter/Condition	Symbol	MIN	ТҮР	MAX	UNITS	NOTES
Supply Voltage	Vcc	1.425	1.5	1.575	V	1,2
I/O Supply Voltage	VccQ	1.425	1.5	1.575	V	1,2
Input Leakage Current:	li	-2	-	2	μA	
Any input $0V \le V_{IN} \le V_{cc}$, VREF pin $0V \le V_{IN} \le 1.1V$						
All other pins not under test = 0V						
VREF Supply Leakage Current:	IVREF	-1	-	1	μA	3,4
VREFDQ = Vcc/2 or VREFCA = Vcc/2						
All other pins not under test = 0V						

NOTES:

- Vcc and VccQ must track one another, VccQ must be less than or equal to Vcc, Vss = VssQ.
- 3. VREF (see Table 22).
- The minimum limit requirement is for testing purposes. The leakage current on the VREF pin should be minimal.
- 2. Vcc and VccQ may include AC noise of \pm 50mV (250 kHz to 20MHz) in addition to the DC (0Hz to 250kHz) specifications, Vcc and VccQ must be at the same level for valid AC timing parameters.

TABLE 21: DC ELECTRICAL CHARACTERISTICS AND INPUT CONDITIONS

All Voltages are referenced to Vss						
Parameter/Condition	Symbol	MIN	TYP	MAX	UNITS	NOTES
VIN low; DC/commands/address busses	VIL	Vss	n/a	See Table 20	V	
VIN high; DC/commands/address busses	Vін	See Table 20	n/a	Vcc	V	
Input reference voltage command/address bus	VREFCA(DC)	0.49 x Vcc	0.5 x Vcc	0.51 x Vcc	V	1,2
I/O reference voltage DQ bus	VREFDQ(DC)	0.49 x Vcc	0.5 x Vcc	0.51 x Vcc	V	2,3
I/O reference voltage DQ bus in SELF REFRESH	VREFDQ(SR)	Vss	0.5 x Vcc	Vcc	V	4
Command/address termination voltage (system level, not	Vtt	-	0.5 x VccQ	-	V	5
direct DRAM input)						

NOTES:

- VREFCA(DC) is expected to be approximately 0.5 x Vcc and to track variations in the DC level. Externally generated peak noise (noncommon mode) on VREFCA may not exceed ± 1% x Vcc around the VREFCA(DC) value. Peak-to-peak AC noise on VREFCA should not exceed ± 2% of VREFCA(DC).
- DC values are determined to be less than 20MHz in frequency. DRAM must meet specifications if the DRAM induces additional AC noise greater than 20MHz in frequency.
- VREFDQ(DC) is expected to be approximately 0.5 x Vcc and to track variations in the DC level. Externally generated peak noise (noncom-

mon mode) on VREFDQ may not exceed \pm 1% x Vcc around the VREFDQ(DC) value. Peak-to-peak AC noise on VREFDQ should not exceed \pm 2% of VREFDQ(DC).

- VREFDQ(DC) may transition to VREFDQ(SR) and back to VREFDQ(DC) when in SELF zREFRESH, within restrictions outlined in the SELF REFRESH section.
- VTT is not applied directly to the device. VTT is a system supply for signal termination resistors. MIN and MAX values are system-dependent.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 22: INPUT SWITCHING CONDITIONS	S			
Parameter/Condition	Symbol	DDR3-1066 DDR3-900	DDR1333	UNITS
Command and Address				
Input high AC voltage: Logic 1	VIH (AC175) MIN	+175	+175	mV
Input high AC voltage: Logic 1	VIH (AC150) MIN	+150	+150	mV
Input high DC voltage: Logic 1	VIH (DC100) MIN	+100	+100	mV
Input high DC voltage: Logic 0	VIL (DC100) MAX	-100	-100	mV
Input high AC voltage: Logic 0	VIL (AC150) MAX	-150	-150	mV
Input high AC voltage: Logic 0	VIL (AC175) MAX	-175	-175	mV
DQ and DM				
Input high AC voltage: Logic 1	VIH (AC175) MIN	+175	-	mV
Input high AC voltage: Logic 1	VIH (AC150) MIN	+150	+150	mV
Input high DC voltage: Logic 1	VIH (DC100) MIN	+100	+100	mV
Input high DC voltage: Logic 0	VIL (DC100) MAX	-100	-100	mV
Input high AC voltage: Logic 0	VIL (AC150) MAX	-150	-150	mV
Input high AC voltage: Logic 0	VIL (AC175) MAX	-175	-	mV


NOTES:

- All voltages are referenced to VREF, VREF is VREFCA for control, command, and address. All slew rates and setup/hold times are specified at the DRAM ball. VREF is VREFDQ for DQ and DM inputs.
- Input hold timing parameters (^tIH and ^tDH) are referenced at VIL(DC)/ VIH(DC), not VREF(AC).
- 2. Input setup timing parameters (^tIS and ^tDS) are referenced at VIL(AC)/ VIH(AC), not VREF(DC).
- Single-ended input slew rate = 1V/ns; maximum input voltage swing under test is 900mV (peak-to-peak).



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

OPERATING CONDITIONS





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

AC OVERSHOOT/UNDERSHOOT SPECIFICATION


TABLE 23: CONTROL AND ADDRESS PINS

Parameter	DDR3-800	DDR3-1066	DDR3-1333
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V
(see Figure 16 on page 38)			
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V
(see Figure 17 on page 39)			
Maximum overshoot area above Vcc (see Figure 16 on page 38)	0.67Vns	0.5Vns	0.4Vns
Maximum undershoot area below Vss (see Figure 17 on page 39)	0.67Vns	0.5Vns	0.4Vns

TABLE 24: CLOCK, DATA, STROBE, AND MASK PINS

Parameter	DDR3-800	DDR3-1066	DDR3-1333
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V
(see Figure 16 on page 38)			
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V
(see Figure 17 on page 39)			
Maximum overshoot area above Vcc/ VccQ	0.25Vns	0.19Vns	0.15Vns
(see Figure 16 on page 38)			
Maximum undershoot area below Vss/ VssQ	0.25Vns	0.19Vns	0.15Vns
(see Figure 17 on page 39)			

FIGURE 7 & 8: OVERSHOOT/UNDERSHOOT SPECIFICATIONS





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 25: DIFFERENTIAL INPUT OPERATING CONDITIONS (CKx, CKx\, DQSx, and DQSx\)

Parameter/Condition	Symbol	MIN	MAX	UNITS	NOTES
Differential input voltage, logic high - slew	VIH DIFF(AC)slew	+200	n/a	mV	4
Differential input voltage, logic low - slew	VIL DIFF(AC)slew	n/a	-200	mV	4
Differential input voltage, logic high	VIH DIFF(AC)	2x(VIH(AC)-VREF)	Vcc/VccQ	mV	5
Differential input voltage, logic low	VIL DIFF(AC)	Vss/VssQ	2x(VREF-VIL(AC))	mV	6
Differential input crossing voltage relative to Vcc/2	Vix	VREF(DC) - 150	VREF(DC) + 150	mV	7
for DQS, DQS CK, CK\					
Differential input crossing voltage relative to Vcc/2	VIX(175)	VREF(DC) - 175	VREF(DC) + 175	mV	7,8
for CK, CK\					
Single-ended high level for strobes	VSHE	VccQ/2 + VIH(AC)	VccQ	mV	5
Single-ended high level for CK, CK\		Vcc/2 + VIH(AC	Vcc		
Single-ended low level for strobes	VSEL	VssQ	VccQ/2-VIL(AC)	mV	6
Single-ended low level for CK, CK\]	Vss	Vcc/2-VIL(AC)		

NOTES:


- Clock is referenced to VccD and Vss. Data strobe is referenced to VccQ and VssQ.
- 2. Reference is VREFCA(DC) for clock and for VREFDQ(DC) for strobe.
- 3. Differential input slew rate = 2V/ms.
- 4. Defines slew rate reference points relative to input crossing voltages.
- MAX limit is relative to single-ended signals, the overshoot specifications are applicable.


- 6. MIN limit is relative to single-ended signals, the undershoot specifications are applicable.
- The typical value of VIx(AC) is expected to be about 0.5 x Vcc of the transmitting device and VIx(AC) is expected to track variations in Vcc. VIx(AC) indicates the voltage at which differential input signals must cross.
- The VIX extended range (±175mV) is allowed only for the clock and this VIX extended range is only allowed when the following conditions are met: The single-ended input signals are monotonic, have the singleended swing VSEL, VSEH of at least Vcc/2 ±250mV, and the differential slew rate of CK, CK\ is greater than 3V/ns.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

OVERSHOOT/UNDERSHOOT SPECIFICATIONS







4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

OVERSHOOT/UNDERSHOOT SPECIFICATIONS




TABLE 26: DIFFERENTIAL INPUT OPERATING CONDITIONS ([†]DVAC) FOR CKx, CKx\, DQSx, AND DQSx\

	^t DVAC (ps) at [VIHDIFF(AC) to VILDiff(AC)]		
Slew Rate (V/ns)	350mV	300mV	
-4.0	75	175	
4.0	57	170	
3.0	50	167	
2.0	38	163	
1.9	34	162	
1.6	29	161	
1.4	22	159	
1.2	13	155	
1.0	0	150	
<1.0	0	150	



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

SLEW RATE DEFINITIONS FOR SINGLE-ENDED INPUT SIGNALS

Setup (^tIS and ^tDS) nominal slew rate for a rising signal is defined as the slew-rate between the last crossing of VREF and the first crossing VIH(AC) MIN. Setup (^tIS and ^tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF an the first crossing of VIL(AC) MAX.


Hold (¹IH and ¹DH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF. Hold (¹IH and ¹DH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF.

TABLE 27: SI	NGLE-ENDED INPUT	SLEW RATE		
Input Slew Rate	Input Slew Rate (Linear Signals)		ured	
Input	Edge	From	То	Calculation
	Rising	VREF	Vih(AC)MIN	VIH(AC) MIN - VREF
Setup	Falling	VREF	VIL(AC)MAX	VREF - VIL(AC) MAX
Hold	Rising	Vi∟(DC)Max	VREF	VREF - VIL(DC) MAX
100	Falling	Vih(DC)MIN	Vref	VIH(DC) MIN - VREF



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

SLEW RATE DEFINITIONS FOR SINGLE-ENDED INPUT SIGNALS






4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

SLEW RATE DEFINITIONS FOR DIFFERENTIAL INPUT SIGNALS

Input slew rate for differential signals (CKx, CKx\, UDQSx , UDQSx\, LDQSx and LDQSx\) are defined and measured as shown in Table 28. The nominal slew rate for a rising signal is defined as the slew rate between VIL(DIFF) MAX and VIH(DIFF) MIN. The nominal slew rate for a falling signal is defined as the slew rate between VIH(DIFF) MIN and VIL(DIFF) MAX.

TABLE 28: DIF	TABLE 28: DIFFERENTIAL INPUT SLEW RATE DEFINITION							
Input Slew Rate (Linear Signals) Measured								
Input	Edge	From	То	Calculation				
	Rising	Vref	Vih(AC)MIN	VIH(DIFF) MIN - VIL(DIFF) MAX				
CK and DQS								
Reference				VIH(DIFF) MIN - VIL(DIFF) MAX				
	Falling	VREF	VIL(AC)MAX	ΔTF(DIFF)				





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

ODT CHARACTERISTICS

ODT's effective resistance RTT is defined by MR1[9,6 and 2]. ODT is applied to the DQx, UDMx, LDMx, UDQSx, UDQSx\, LDQSx and LDQSx\ balls. The ODT target values are listed in Table 29.




TABLE 29: ON-DIE TERMINATION DC ELECTRICAL CHARACTERISTICS

Parameter/Condition	Symbol	MIN	TYP	MAX	UNITS	NOTES
RTT effective impedance	RTT_EFF	See Table 30		1, 2, 4		
Deviation of VM with respect to VccQ/2	ΔVM	-5		5	%	1, 2, 3, 4

NOTES:

- Tolerance limits are applicable after a proper ZQ calibration has been 3. performed at a stable temperature and voltage (VccQ=Vcc, VssQ-Vss). Refer to "ODT Sensitivity" on page 37 if either the temperature or voltage changes after calibration.
- Measurement definition for RTT: Apply VIH(AC) to a pin under test and measure the current I[VIH(AC)], then apply VIL(AC) to pin under test and measure current I[VIL(AC)]:

$$\mathsf{RTT} = \frac{\mathsf{Vil}(\mathsf{AC}) - \mathsf{Vil}(\mathsf{AC})}{\mathsf{I}[\mathsf{VIH}(\mathsf{AC})) - \mathsf{I}(\mathsf{Vil}(\mathsf{AC}))]}$$

Measure voltage (VM) at the tested pin with no load:

$$\Delta VM = \frac{2 \times VM}{VccQ} - 1 \times 100$$

. For extended MIL-temp devices, the minimum values are derated by 6% when the device is between -40°C and 0°C (Tc).



ABLE 30: RT	FEFFECTIVE IMPED						
MR1 [9,6,2]	Rтт	Resistor	VOUT	MIN	ТҮР	МАХ	UNITS
			0.2 x VccQ	0.6	1.0	1.1	RZQ/1
		RTT120PD240	0.5 x VccQ	0.9	1.0	1.1	RZQ/1
	1000		0.8 x VccQ	0.9	1.0	1.4	RZQ/
0, 1, 0	120Ω		0.2 x VccQ	0.9	1.0	1.4	RZQ/
		RTT120PU240	0.5 x VccQ	0.9	1.0	1.1	RZQ/
			0.8 x VccQ	0.9	1.0	1.1	RZQ/
	1:	20Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/2
			0.2 x VccQ	0.6	1.0	1.1	RZQ/2
		RTT60PD120	0.5 x VccQ	0.9	1.0	1.1	RZQ/2
			0.8 x VccQ	0.9	1.0	1.4	RZQ/2
0, 0, 1	60Ω		0.2 x VccQ	0.9	1.0	1.4	RZQ/2
		RTT60PU240	0.5 x VccQ	0.9	1.0	1.1	RZQ/2
			0.8 x VccQ	0.9	1.0	1.1	RZQ/2
		60Ω		0.9	1.0	1.6	RZQ/
		RTT40PD80	0.2 x VccQ	0.6	1.0	1.1	RZQ/
			0.5 x VccQ	0.9	1.0	1.1	RZQ/
			0.8 x VccQ	0.9	1.0	1.4	RZQ/
0, 1, 1	40Ω		0.2 x VccQ	0.9	1.0	1.4	RZQ/
		RTT40PU80	0.5 x VccQ	0.9	1.0	1.1	RZQ/
			0.8 x VccQ	0.9	1.0	1.1	RZQ/3
		40Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/
			0.2 x VccQ	0.6	1.0	1.1	RZQ/
		RTT30PD60	0.5 x VccQ	0.9	1.0	1.1	RZQ/4
	000		0.8 x VccQ	0.9	1.0	1.4	RZQ/
1, 0, 1	30Ω		0.2 x VccQ	0.9	1.0	1.4	RZQ/4
		Rтт30рu60	0.5 x VccQ	0.9	1.0	1.1	RZQ/4
			0.8 x VccQ	0.9	1.0	1.1	RZQ/4
	;	30Ω		0.9	1.0	1.6	RZQ/
			0.2 x VccQ	0.6	1.0	1.1	RZQ/
1, 0, 0		RTT20PD40	0.5 x VccQ	0.9	1.0	1.1	RZQ/
	000		0.8 x VccQ	0.9	1.0	1.4	RZQ/
	20Ω		0.2 x VccQ	0.9	1.0	1.4	RZQ/
		Rтт20р∪40	0.5 x VccQ	0.9	1.0	1.1	RZQ/
			0.8 x VccQ	0.9	1.0	1.1	RZQ/
	2	20Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/1



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

ODT SENSITIVITY

If either the temperature or voltage changes after I/O calibration, the tolerance limits listed in Table 29 can be expected to widen according to Tables 31 and 32.


TABLE 31: ODT SENSITIVITY DEFINITION						
Symbol	MIN	МАХ	UNITS			
RTT	0.9 - dR⊤⊤dT x dR⊤⊤dV x [DV]	1.6 + dRттdT x [DT] + dRттdV x [DV]	RZQ/(2, 4, 6, 8, 12)			

TABLE 32 - ODT TEMPERATURE & VOLTAGE SENSITIVITY						
Change	MIN	МАХ	UNITS			
dRttdT	0	1.5	0			
dRttdV	0	0.15	0			

ODT TIMING DEFINITIONS

ODT loading differs from that used in AC timing measurements. Two parameters define when ODT turns on or off synchronously, two define when ODT turns on or off Asynchronously and, another defines when ODT turns on or off dynamically. Table 33 outlines and provides definition and measurement reference settings for each parameter.

ODT turn-on time begins when the output leaves HIGH-Z and ODT resistance begins to turn on. ODT turn-off time begins when the output leaves LOW-Z and ODT resistance begins to turn-off.






ODT TIMING DEFINITIONS

TABLE 3	TABLE 33: ODT TIMING DEFINITIONS								
Symbol	Begin Point Definition	End Point Definition	Figure						
^t AON	Rising edge of CK-CK\ defined by the end point of ODTL on	Extrapolated point at VssQ	Figure 25 on page 60						
^t AOF	Rising edge of CK-CK\ defined by the end point of ODTL off	Extrapolated point at VRTT_NORM	Figure 25 on page 60						
^t AONPD	Rising edge of CK-CK\ with ODT first being registered HIGH	Extrapolated point at VssQ	Figure 26 on page 61						
^t AOFPD	Rising edge of CK-CK\ with ODT first being registered LOW	Extrapolated point at VRTT_NOM	Figure 26 on page 61						
^t ADC	Rising edge of CK-CK\ defined by the end point of ODTLCNW,	Extrapolated points at VRTT_WR and VRTT_NOM	Figure 27 on page 62						
	ODTLCWN4, or ODTLCWN8								

TABLE 34: REFERENCE SETTINGS FOR ODT TIMING MEASUREMENTS


Measured Parameter	RTT_NORM Setting	RTT_WR_Setting	VSW1	VSW2
^t AON	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
^t AOF	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
^t AONPD	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
^t AOF _{PD}	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
^t ADC	RZQ/12 (20Ω)	RZQ/2 (120Ω)	200mV	300mV






4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)


ODT CHARACTERISTICS







OUTPUT DRIVER IMPEDANCE



34 OHM OUTPUT DRIVER IMPEDANCE

The 34 Ω driver (MR1[5,1]=01) is the default driver. Unless otherwise stated, all timings and specifications listed herein apply to the 34 Ω driver only. Its impedance RoN is defined by the value of the external reference resistor RZQ as follows: RoN34=RZQ/7 (with nominal RZQ=240 Ω ±1%) and is actually 34.3 Ω ±1%. The 34 Ω output driver impedance characteristics are listed in Table 35.

TABLE 35:	34 Ω D RIVER	IMPEDANCE (CHARACTERISTICS	

MR1[5,1]	Ron	RESISTOR	Vouт	MIN	ТҮР	МАХ	UNITS	NOTES
			0.2/VccQ	0.6	1.0	1.1	RZQ/7	1
		Ron34pd	0.5/VccQ	0.9	1.0	1.1	RZQ/7	1
			0.8/VccQ	0.9	1.0	1.4	RZQ/7	1
0, 1	34.3 Ω		0.2/VccQ	0.9	1.0	1.4	RZQ/7	1
		Ron34pu	0.5/VccQ	0.9	1.0	1.1	RZQ/7	1
			0.8/VccQ	0.6	1.0	1.1	RZQ/7	1
Pull-Up/Pul	-Down misi	match (MMPUPD)	0.5/VccQ	-10	n/a	10	%	1, 2

NOTES:

- Tolerance limits assume RZQ of 240Ω (±1%) and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VccQ = Vcc, VssQ = Vss). Refer to "34 Ohm drive sensitivity" if either the temperature or the voltage changes after calibration
- 2. Measurement definition for mismatch between pull-up and pull-down (MMPUPD). Mearure both RONPU and RONPU at 0.5 x VccQ:

MMPUD = RONPU - RONPD

RONNOM



34 OHM OUTPUT DRIVER IMPEDANCE

34 OHM DRIVER

The 34Ω driver's current range has been calculated and summarized in Table 37 for Vcc=1.5V, Table 38 for Vcc=1.575V and Table 39 for Vcc=1.425V. The individual pull-up and pull-down resistors (RON34PD and RON34PU) are defined as follows with the Impedance Calculations listed in Table 36.

- Ron34PD=(Vout)/[Iout]: RON34PU is turned off
- RON34PU=(VccQ-VOUT)/[IOUT]: RON34PD is turned off

TABLE 36	TABLE 36: 340 DRIVER PULL-UP AND PULL-DOWN IMPEDANCE CALCULATIONS								
		Ron		MIN	ТҮР	MAX	UNITS		
		RZQ = 240Ω±1%		237.6	240	242.4	Ω		
		RZQ = (240Ω±1%)/7		33.9	34.3	34.6	Ω		
MR1[5,1]	RON	RESISTOR	VOUT	MIN	ТҮР	МАХ	UNITS		
			0.2/VccQ	2.04	34.3	38.1	Ω		
		Ron34pd	0.5/VccQ	30.5	34.3	38.1	Ω		
			0.8/VccQ	30.5	34.3	48.5	Ω		
0, 1	34.3 Ω		0.2/VccQ	30.5	34.3	48.5	Ω		
		Ron34pu	0.5/VccQ	30.5	34.3	38.1	Ω		
			0.8/VccQ	20.4	34.3	38.1	Ω		

TABLE 37	TABLE 37: 34 Ω Driver IOH/IOL Characteristics: Vcc = VccQ = 1.5V							
MR1[5,1]	Ron	RESISTOR	νουτ	MIN	ТҮР	МАХ	UNITS	
			IOL @ 0.2 x VccQ	14.7	8.8	7.9	mA	
	Ron34pd	IOL @ 0.5 x VccQ	24.6	21.9	19.7	mA		
0, 1	34.3 Ω		IOL @ 0.8 x VccQ	39.3	35	24.8	mA	
0, 1	04.042		IOL @ 0.2 x VccQ	39.3	35	24.8	mA	
		Ron34pu	IOL @ 0.5 x VccQ	24.6	21.9	19.7	mA	
			IOL @ 0.8 x VccQ	14.7	8.8	7.9	mA	

TABLE 38	TABLE 38: 34Ω DRIVER IOH/IOL CHARACTERISTICS: VCC=VCCQ=1.575V								
MR1[5,1]	Ron	RESISTOR	νουτ	MIN	ТҮР	MAX	UNITS		
			IOL @ 0.2 x VccQ	15.5	9.2	8.3	mA		
	Ron34pd	Ron34pd	Io∟ @ 0.5 x VccQ	25.8	23	20.7	mA		
0, 1	34.3 Ω		IOL @ 0.8 x VccQ	41.2	36.8	26	mA		
0, 1	54.522		IOL @ 0.2 x VccQ	41.2	36.8	26	mA		
		Ron34pu	IOL @ 0.5 x VccQ	25.8	23	20.7	mA		
			IOL @ 0.8 x VccQ	15.5	9.2	8.3	mA		



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

34 OHM OUTPUT DRIVER IMPEDANCE

TABLE 39	TABLE 39: 34Ω DRIVER IOH/IOL CHARACTERISTICS: Vcc=VccQ=1.425V								
MR1[5,1]	Ron	RESISTOR	Vouт	MIN	ТҮР	МАХ	UNITS		
			IOL @ 0.2 x VccQ	14	8.3	7.5	mA		
	Ron34pd	Ron34pd	Io∟ @ 0.5 x VccQ	23.3	20.8	18.7	mA		
0, 1	34.3 Ω		IOL @ 0.8 x VccQ	37.3	33.3	23.5	mA		
0, 1	04.012		IOL @ 0.2 x VccQ	37.3	33.3	23.5	mA		
		Ron34pu	IOL @ 0.5 x VccQ	23.3	20.8	18.7	mA		
			IOL @ 0.8 x VccQ	14	8.3	7.5	mA		

34Ω **OUTPUT DRIVER SENSITIVITY**

If either the temperature or voltage changes after ZQ calibration, the tolerance limits listed in Table 35 can be expected to widen according to Table 40 and 41.

Table 40: 34 Ω Output Driver Sensitivity Definition							
Symbol	MIN	МАХ	UNITS				
Ron @ 0.8 x VccQ	0.9 - dRondTH x [ΔT] + dRondVH x [ΔV]	1.1 - dRondTH x [Δ T] + dRondVH x [Δ V]	RZQ/7				
Ron @ 0.5 x VccQ	0.9 - dRondTM x [Δ T] + dRondVM x [Δ V]	1.1 - dRondTM x [Δ T] + dRondVM x [Δ V]	RZQ/7				
Ron @ 0.2 x VccQ	$0.9 - dRondTL \times [\Delta T] + dRondVL \times [\Delta V]$	1.1 - dRondTL x [Δ T] + dRondVL x [Δ V]	RZQ/7				

Table 41: 34 Ω Output Driver Voltage and Temperature Sensitivity						
Change	MIN	МАХ	UNITS			
dRondTM	0	1.5	%/°C			
dRondVM	0	0.13	%/mV			
dRondTL	0	1.5	%/°C			
dRondVL	0	0.13	%/mV			
dRondTH	0	1.5	%/°C			
dRondVH	0	0.13	%/mV			



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

ALTERNATIVE 40 OHM DRIVER

TABLE 4	2 - 40 Ω	Driver Impedan	CE CHARACTERIS	TICS				
MR1[5,1]	Ron	RESISTOR	Vouт	MIN	ТҮР	MAX	UNITS	NOTES
			0.2/VccQ	0.6	1.0	1.1	RZQ/6	1
		RON40PD	0.5/VccQ	0.9	1.0	1.1	RZQ/6	1
0, 1	40.0 Ω		0.8/VccQ	0.9	1.0	1.4	RZQ/6	1
		Ron40pu	0.2/VccQ	0.9	1.0	1.4	RZQ/6	1
			0.5/VccQ	0.9	1.0	1.1	RZQ/6	1
			0.8/VccQ	0.6	1.0	1.1	RZQ/6	1
Pull-Up/Pull-	-Down mis	match (MMPUPD)	0.5/VccQ	-10	n/a	10	%	1, 2

NOTES:

- Tolerance limits assume RZQ of 240Ω (±1%) and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VccQ = Vcc, VssQ = Vss). Refer to "40 Ohm drive sensitivity" if either the temperature or the voltage changes after calibration
- 2. Measurement definition for mismatch between pull-up and pull-down (MMPUPD). Measure both RONPU and RONPD at 0.5 x VccQ:

MMPUPD = <u>RONPU - RONPD</u> x 100 RONNOM

40 Ω OUTPUT DRIVER SENSITIVITY

If either the temperature or voltage changes after I/O calibration, the tolerance limits listed in Table 42 can be expected to widen according to Table 43 and 44.

Τ ABLE 43: 40 Ω Ο ι	ITPUT DRIVER SENSITIVITY DEFINITION		
Symbol	MIN	МАХ	UNITS
Ron @ 0.8 x VccQ	0.9 - dRondTH x [Δ T] + dRondVH x [Δ V]	1.1 - dRondTH x [Δ T] + dRondVH x [Δ V]	RZQ/6
Ron @ 0.5 x VccQ	0.9 - dRondTM x [ΔT] + dRondVM x [ΔV]	1.1 - dRondTM x [Δ T] + dRondVM x [Δ V]	RZQ/6
Ron @ 0.2 x VccQ	0.9 - dRondTL x [Δ T] + dRondVL x [Δ V]	1.1 - dRondTL x [Δ T] + dRondVL x [Δ V]	RZQ/6



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

ALTERNATIVE 40 OHM DRIVER

TABLE 44: 40 Ω Ο	UTPUT DRIVER VOLTAGE AND TEMPERATU	RE SENSITIVITY	
Change	MIN	МАХ	UNITS
dRondTM	0	1.5	%/°C
dRondVM	0	0.15	%/mV
dRondTL	0	1.5	%/°C
dRondVL	0	0.15	%/mV
dRondTH	0	1.5	%/°C
dRondVH	0	0.15	%/mV

OUTPUT CHARACTERISTICS AND OPERATING CONDITIONS

The SDRAM uses both single-ended and differential output drivers. The single-ended output driver is summarized in Table 45 while the differential output driver is summarized in Table 46.

TABLE 45: SINGLE-ENDED OUTPUT DRIVER CHARACTERISTICS

Parameter/Condition	Symbol	MIN	MAX	UNITS	NOTES
Output leakage current: DQ are disabled;	loz	-5	5	uA	1
$0V \le VOUT \le VccQ$; ODT is disabled; ODT is HIGH					
Output slew rate: Single-ended; for rising and falling	SRQSE	2.5	6	V/ns	1, 2, 3, 4
edges, measure between VoL(AC) = VREF - 0.1 x VccQ					
and VOH (AC) = VREF + 0.1 x VccQ					
Single-ended DC high-level output voltage	Voн(DC)	0.8 x	VccQ	V	1, 2, 5
Single-ended DC mid-point level output voltage	Vom(DC)	0.5 x	VccQ	V	1, 2, 5
Single-ended DC low-point level output voltage	Vol(DC)	0.2 x	VccQ	V	1, 2, 5
Single-ended DC high-point level output voltage	NUT VOITAGE VOH(AC) VTT + 0.1 x VccQ		V	1, 2, 3, 6	
Single-ended DC low-point level output voltage	Vol(AC)	VTT - 0.1 x VccQ		V	1, 2, 3, 6
Delta Ron between pull-up and pull-down for DQ/DQS	MMpupd	-10	10	%	1, 7
Test load for AC timing and output slew rates	Output	t to VTT (VccQ/2) via 259	2 resistor		3

NOTES:

- RZQ of 240Ω (±1%) with RZQ/7 enabled (default 34Ω driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VccQ = Vcc, VssQ = Vss).
- 2. VTT = VccQ/2
- 3. See Figure 31 on page 68 for the test load configuration.
- 4. The 6V/ns maximum is applicable for a single DQ signal when it is switching from either HIGH to LOW or LOW to HIGH while the remaining DQ signals in the same byte lane are combinations, the maximum limit of 6V/ ns maximum is reduced to 5V/ns.
- 5. See Table 35 on page 40 IV curve linearity. Do not use AC Test load.
- 6. See Table 47 on page 47 for output slew rate.
- 7. See Table 35 on page 40 for additional information.
- 8. See Figure 29 on page 66 for an example of a single-ended output signal.




4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

	O much a l				NOTEO
Parameter/Condition	Symbol	MIN	MAX	UNITS	NOTES
Output leakage current: DQ are disabled;	loz	-5	5	uA	1
$0V \le VOUT \le VccQ$; ODT is HIGH					
Output slew rate: Differential; for rising and falling edges,	SRQDIFF	5	12	V/ns	1
measure between VoLDIFF(AC) = - 0.2 x VccQ and VOH					
$(AC) = + 0.2 \times VccQ$					
Output differential cross-point voltage	Vox(AC)	VREF-150	VREF+150	mV	1, 2, 3
Differential high-level output voltage	VOHDIFF(AC)	+ 0.2 x VccQ		V	1, 4
Differential low-level output voltage	VolDIFF(AC)	- 0.2 x VccQ		V	1, 4
Delta RON between pull-up and pull-down for DQ/DQS	MMpupd	-10	10	%	1, 5
Test load for AC timing and output slew rates		Output to VTT (VccQ/2)) via 25 Ω resistor		3

NOTES:

- RZQ of 240Ω (±1%) with RZQ/7 enabled (default 34Ω driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage (VccQ = Vcc, VssQ = Vss).
 6.
 - 4. See Table 48 on page 65 for the output slew rate.
 - 5. See Table 35 on page 58 for additional information.
 - 6. See Figure 30 on page 67 for an example of a differential output signal.


- 2. VREF = VccQ/2
- 3. See Figure 31 on page 68 for the test load configuration.






4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

OUTPUT CHARACTERISTICS AND OPERATING CONDITIONS



REFERENCE OUTPUT LOAD

Figure 22 represents the effective reference load of 25Ω used in defining the relevant device AC timing parameters (except ODT reference timing) as well as the output slew rate measurements. It is not intended to be a precise representation of a particular system environment or a depiction of the actual load presented by any specific Industry test system/apparatus. System designers should use IBIS or other simulation tools to correlate the timing reference load presented or exhibited on the system or system environment.






SLEW RATE DEFINITIONS FOR SINGLE-ENDED OUTPUT SIGNALS

The single-ended output driver is summarized in Table 45. With the reference load for timing measurements, the output slew-rate for falling and rising edges is defined and measured between VoL(AC) and VOH(AC) for single-ended signals as indicated in Table 47 and Figure 23.

TABLE 47: S	INGLE-ENDED OUTP	UT SLEW RATE		1
Output Slew Ra	te (Linear Signals)	Meas	ured	
Output	Edge	From	То	Calculation
20	Rising	Vol(AC)	Voh(AC)	<u>Vон(AC)</u> - Vol (AC)
DQ	Falling	Voн(AC)	Vol(AC)	Voн(AC) - Vol(AC)






SLEW RATE DEFINITIONS FOR DIFFERENTIAL OUTPUT SIGNALS

The differential output driver is summarized in Table 46. With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between VoL(AC) and VOH(AC) for differential signals, as shown in Table 48 and Figure 33.

TABLE 48: DI	FFERENTIAL OUTPU	T SLEW RATE DEF	FINITION	
Output Slew Rat	e (Linear Signals)	Meas	ured	
Output	Edge	From	То	Calculation
	Rising	VoLDIFF(AC)	VonDIFF(AC)	VoHDIFF(AC) - VoL DIFF(AC)
DQS, DQS\	Falling	VohDIFF(AC)	VolDIFF(AC)	VoнDIFF(AC) - VoLDIFF(AC)





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

			-25 (DD [CWL=2.	R3-800) 5; 6-6-6]	-19 (DDR [CWL=1.8	83-1066) 75; 8-8-8]	-15 (DDR [CWL=1.5;	R3-1333) ; 10-10-10]		
Parameter		Symbol	MIN	МАХ	MIN	МАХ	MIN	MAX	UNITS	NOTES
ACTIVATE to internal REA	D or WRITE delay time	^t RCD	15	-	15	-	15	-	ns	
PRECHARGE command p	eriod	^t RP	15	-	15	-	15	-	ns	
ACTIVATE-to-ACTIVATE of	or REFRESH command period	^t RC	52.5	-	52.5	-	51	-	ns	
ACTIVATE-to-PRECHARG	E command period	^t RAS	37.5	60ms	37.5	60ms	36	60ms	ns	1
	CWL=5	^t CK (AVG)	3	3.3	3	3.3	3	3.3	ns	2
CL=5	CWL=6	^t CK (AVG)							ns	3
	CWL=7	^t CK (AVG)							ns	3
	CWL=5	^t CK (AVG)	2.5	3.3	2.5	3.3	2.5	3.3	ns	2
CL=6	CWL=6	^t CK (AVG)							ns	3
	CWL=7	^t CK (AVG)							ns	3
	CWL=5	^t CK (AVG)							ns	3
CL=8	CWL=6	^t CK (AVG)			1.875	<2.5	1.875	<2	ns	2,3
	CWL=7	^t CK (AVG)							ns	3
	CWL=5	^t CK (AVG)							ns	3
CL=10	CWL=6	^t CK (AVG)							ns	3
	CWL=7	^t CK (AVG)					1.5	<1.875	ns	2,3
Supported CL Settings			5	i,6	5,	6, 8	5, 6,	8, 10	СК	
Supported CWL Settings				5	5	, 6	5,	6, 7	СК	

NOTES:

- 1. tREFI depends on tOPER
- The CL and CWL setting result in ^tCK requirements. When making a selection of ^tCK, both CL and CWL requirement settings need to be fulfilled.
- 3. Reserved (filled blocks) settings are not allowed.



TABLE 50 (SHEET 1 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

	17	ps		tjitper min tjitper max	68ln[n]) x ¹ 68ln[n]) x ^t	tERRnPER MIN = (1+0.68In[n]) × tJITP tERRnPER MAX = (1+0.68In[n]) × tJITP	terrnper i Errnper N		^t ERRnPER	n = 13, 14 49, 50 Cycles	
	17	sd	215	-215	242	-242	269	-269	terr12Perr	12 Cycles	
	17	sd	210	-210	237	-237	263	-263	^t ERR11PERR	11 Cycles	
	17	ps	205	-205	231	-231	257	-257	^t ERR10PERR	10 Cycles	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	17	sd	200	-200	224	-224	249	-249	^t ERR9PERR	9 Cycles	
	17	sd	193	-193	217	-217	241	-241	^t ERR8PERR	8 Cycles	Cumulative error across
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	17	sd	186	-186	209	-209	232	-232	^t ERR7PERR	7 Cycles	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	17	sd	177	-177	200	-200	222	-222	^t ERR6PERR	6 Cycles	
$ \frac{-25 \ CDR-3.00}{CML-255 \ c-56} \ \frac{-19 \ (DDR-3.006}{CML-255 \ c-566} \ \frac{-19 \ c-10.006}{CML-255 \ c-566} \ \frac{-19 \ c-10.006}{CML-255 \ c-566} \ \frac{-19 \ c-10.006}{CML-255 \ c-566} \ \frac{-10 \ c-10.006}{CML-256 \ c-566 \ c-5$	17	sd	168	-168	188	-188	209	-209	^t ERR5PERR	5 Cycles	
	17	sd	155	-155	175	-175	194	-194	^t ERR4PERR	4 Cycles	
	17	sd	140	-140	157	-157	175	-175	^t ERR3PERR	3 Cycles	
	17	sd	118	-118	132	-132	147	-147	^t ERR2PERR	2 Cycles	
	16	sd	10	14	50	16	Ő	18	^t JITCC, LCK	DLL LOCKING	
$ \frac{-25 \ (DDR3-R00)}{[CW1=2.5; 6-6-6]} \ \frac{-15 \ (DDR3-1066)}{[CW1=1.875; 8.8.8]} \ \frac{-15 \ (DDR3-1333)}{[CW1=1.875; 8.8.8]} \ \frac{-15 \ (DDR3-133)}{[CW1=1.875; 8.8.8]} \ \frac{-15 \ (DDR3-133)}{[CU1: CDR3-135; CW1=1.175; 8.8.8]} \ \frac{-15 \ (DDR3-135; CW1=1.175; 8.8.8]}{[CW1=1.875; CW1=1.175; 8.8.8]} \ \frac{-15 \ (DDR3-135; CW1=1.175; 8.8.8]}{[CW1=1.875; CW1=1.175; 8.8.8]} \ \frac{-15 \ (DDR3-135; CW1=1.175; 8.8.8]}{[CW1=1.275; CW1=1.175; 8.8.8]} \ -15 \ (DDR3-135; CW1=1.175; CW$	16	sd	30	16	30	18	10	20	^t JITCC	DLL LOCKED	Cycle-to-Cycle IITTER
$ \frac{-25 \ (DDR3-R00)}{[CW1=2.5; 6-6-6]} \ \frac{-15 \ (DDR3-1066)}{[CW1=1.875; 8.8.8]} \ \frac{-15 \ (DDR3-1333)}{[CW1=1.875; 8.8.8]} \ \frac{-15 \ (DDR3-133)}{[CW1=1.875; 8.8.8]} \ -15 \ (DDR3-133)$	15	tck (avg)	-	0.43		0.43		0.43	^t CL (ABS)	th	Clock absolute LOW pulse width
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	14	tck (avg)	'	0.43	ı	0.43	ı	0.43	^t CH (ABS)	t	Clock absolute HIGH pusle width
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		sd	TPER MAX		MAX=tCK (/	JITPER MIN;	AVG) MIN+t	MIN=tCK (,	^t CLK (ABS)		Clock absolute period
$ \begin{array}{ c c c c c c } \hline \label{eq:product} \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	13	sd	70	-70	80	-80	90	-90	^t JITPER, LCK	DLL LOCKING	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	13	sd	80	-80	90	-90	100	-100	^t JITPER	DLL LOCKED	Clock poriod IITTED
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	12	CK	0.53	0.47	0.53	0.47	0.53	0.47	^t CL (AVG)		LOW pulse width average
Parameter Symbol VIIN MAX MIN MAX <	12	СК	0.53	0.47	0.53	0.47	0.53	0.47	^t CH (AVG)		HIGH pulse width average
-25 (DDR3-800) -19 (DDR3-1066) -15 (DDR3-133) Parameter Symbol MIN MAX MIN MAX MIN MAX Units TC = 0°C to <85°C	10,11	ns		ange allowed	19) for tCK ri	IN TABLE (#4	See SPEED B	()	^t CK (AVG)	ole mode	Clock period average: DLL enal
-25 (DDR3-800) -19 (DDR3-1066) -15 (DDR3-1333) Parameter Symbol MIN MAX MIN MAX MIN MAX Units TC = 0°C to <85°C	9,42		2900	8	2900	8	2900	8		TC = >105°C to ≤125°C	
-25 (DDR3-800) -19 (DDR3-1066) -15 (DDR3-1333) Parameter [CWL=2.5; 6-6-6] [CWL=1.875; 8-8.8] [CWL=1.5; 10-10-10] TC = 0°C to <85°C	9,42	ns	3900	8	3900	8	3900	8		TC = 85°C to 105°C	disable mode
-25 (DDR3-800) -19 (DDR3-1066) -15 (DDR3-1333) [CWL=2.5; 6-6-6] [CWL=1.875; 8-8-8] [CWL=1.5; 10-10-10] Symbol MIN MAX MIN MAX MIN MAX Units	9,42		7800	8	7800	8	7800	8		$TC = 0^{\circ}C$ to $< 85^{\circ}C$	
-19 (DDR3-1066) - [CWL=1.875; 8-8-8] [CV	Notes	Units	MAX	MIN	MAX	MIN	MAX	MIN	Symbol	Parameter	
			R3-1333) 10-10-10]	Q	R3-1066) 75; 8-8-8]	-19 (DDI [CWL=1.8	R3-800) 5; 6-6-6]	-25 (DD [CWL=2			



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 50 (SHEET 2 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

			-25 (DI	-25 (DDR3-800)	-19 (DDI		-15 (DDI	15 (DDR3-1333)		
Parameter	neter	Symbol	MIN	MIN MAX	MIN	MIN MAX	MIN	MIN MAX	Units	Notes
		DQ Input Timing	iming							
Data SETI IB time to DOS DOS	Base (specification)		75		25		,	1	sd	18,19
	VREF @ 1V/ns	DS ACT /S	250		200	-		-	ps	19,20
Data SETUR time to DOS DOS	Base (specification)		125		75		30	-	ps	18,19
	VREF @ 1V/ns	US ACTON	275		250		180		sd	19,20
Data HOLD time from DQS,	Base (specification)	ton octoo	150		100		65		sd	18,19
DQS	VREF @ 1V/ns		250		200		165		ps	19,20
Minimum Data Pulse Width		[™] AID1	600		490	-	400		sd	41
		DQ Ouput Timing	iming							
DQS, DQS\ to DQ SKEW, per access		^t DQSQ		200	•	150	•	125	sd	
DQ Output HOLD time from DQS, DQS\	S/	ţŎH	0.38		0.38		0.38		tck (avg)	21
DQ LOW-Z time from CK, CK\		^t LZ (DQ)	-800	400	-600	300	-500	250	ps	22,23
DQ HIGH-A time from CK, CK\		^t HZ (DQ)	ı	400		005	1	250	sd	22,23
		DQ Strobe Input Timing	ıt Timing							
DQS,DQS\ RISING to CK, CK\ RISING		^t DQSS	-0.25	0.25	-0.25	0.25	-0.25	0.25	СК	25
DQS, DQS\ DIFFERENTIAL Input Low pulse width	pulse width	[†] DQSL	0.45	0.55	0.45	0.55	0.45	0.55	СК	
DQS, DQS\ DIFFERENTIAL Input HIGH pulse width	l pulse width	^t DQSH	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS\ FALLING Setup to CK, CK\ RISING	RISING	^t DSS	0.2		0.2	-	0.2	-	CK	25
DQS, DQS\ FALLING Hold from CK, CK\ RISING	(\ RISING	^t DSH	0.2		0.2	-	0.2	-	СК	25
DQS, DQS\ DIFFERENTIAL WRITE preamble	amble	^t WPRE	0.9		0.9	-	0.9		СК	
DQS, DQS\ DIFFERENTIAL WRITE postamble	tamble	^t WPST	0.3		0.3	-	0.3	-	СК	
		DQ Strobe Output Timing	ut Timing							
DQS, DQS\ RISING to/from RISING CK, CK\	K, CK1	^t DQSCK	-400	400	-300	300	-255	255	sd	23
DQS, DQS\ RISING to/from RISING CK, CK\ when DLL is disabled	<, CK\ when DLL is disabled	[†] dqsk	1	10	1	10	1	10	ns	26
DQS, DQS\ DIFFERENTIAL Output HIGH time	GH time	^t QSH	0.38		0.38	-	0.4		СК	21
DQS, DQS\ DIFFERENTIAL Output LOW time	W time	[†] QSL	0.38		0.38	-	0.4	-	СК	21
DQS, DQS\ LOW-Z time (RL-1)		^t LZ (DQS)	-800	400	-600	300	-500	250	ps	22,23
DQS, DQS\ HIGH-Z time (RL+BL/2)		^t HZ (DQS)		400	•	300		250	ps	22,23
DQS, DQS\ DIFFERENTIAL READ preamble	mble	^t RPRE	0.9	Note 24	0.9	Note 24	0.9	Note 24	CK	23,24
DQS, DQS\ DIFFERENTIAL READ postamble	amble	^t RPST	0.3	Note 27	0.3	Note 27	0.3	Note 27	CK	23,27



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 50 (SHEET 3 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

			-25 (DD	-25 (DDR3-800)	-19 (DDF		-15 (DDR	15 (DDR3-1333)		
Pa	Parameter	Symbol	MIN	MAX	MIN	MIN MAX	MIN	MIN MAX	Units	Notes
		Command and Address Timing	dress Timin	99						
DLL Locking time			512		512		512	•	ĊK	28
CTRL, CMD, ADDR setup to CK,	Base (specification)		200	ı	125		65		sd	29,30
CK/	VREF @ 1V/ns	IS ALT 2	375		300		240		sd	20,30
CTRL, CMD, ADDR setup to CK,	Base (specification)		350		275		190		sd	29,30
CK/	VREF @ 1V/ns	IS ACTOD	500	ı	425		340		sd	20,30
CTRL, CMD, ADDR hold to CK,	Base (specification)	timoroo	275		200		140		sd	29,30
CK/	VREF @ 1V/ns		375		300		240		sd	20,30
Minimum CTRL, CMD, ADDR pulse width	se width	^t IPW	900		780		620	,	sd	41
ACTIVATE to Internal READ or WRITE delay	RITE delay	^t RCD		See "S	See "Speed Bin Table (#49) for tRCD	ble (#49) fc	ir tRCD		ns	31
PRECHARGE command period		^t RP		See "S	See "Speed Bin Table (#49) for tRP	able (#49) f	or tRP		ns	31
ACTIVATE-to-PRECHARGE command period	and period	^t RAS		See "S	See "Speed Bin Table (#49) for tRAS	ıble (#49) fc	or tRAS		ns	31,32
ACTIVATE-to-ACTIVATE command period	d period	^t RCD		See "S	See "Speed Bin Table (#49) for tRC	able (#49) f	or tRC		ns	31
ACTIVATE-to-ACTIVATE	1KB page size		MIN=grea	MIN=greater of 4CK or 10ns	MIN=greater of 4CK or 7.5ns		MIN=greater of 4CK or 6ns	ter of 4CK òns	CK	31
minimum command period	2KB page size	NNL	M	MIN=greater of 4CK or 10ns	of 4CK or 10	Ons	MIN=greater or 6ns	IN=greater of 4CK or 6ns	CK	31
Four ACTIVATE windows for 1KB page size	page size	tevini,	40		37.5	-	30		ns	31
Four ACTIVATE windows for 2KB page size	page size	FAW	50		50		45		ns	31
WRITE recovery time		^t WR			MIN = 15ns; MAX = n/a	; MAX = n/a			CK	31,32,33
Delay from start of internal WRITE transaction to internal READ command	FE transaction to internal READ	^t WTR		MIN = gre	MIN = greater of 4CK or 7.5ns; MAX = n/a	(or 7.5ns; N	∕IAX = n∕a		CK	31,34
READ-to-PRECHARE time		^t RTP		MIN = gre	MIN = greater of 4CK or 7.5ns; MAX	(or 7.5ns; N	∕IAX = n∕a		CK	
CAS\-to-CAS\ command delay		^t CCD			MIN = 4CK; MAX = n/a	MAX = n/a			CK	
Auto precharge WRITE recovery + PRECHARGE time	+ PRECHARGE time	[†] DAL		MIN = V	MIN = WR + ^t RP/ ^t CK (AVG); MAX	K (AVG); M/	λX = n∕a		CK	
MODE REGISTER SET command cycle time	cycle time	^t MRD			MIN = 4CK; MAX = n/a	MAX = n/a			CK	
MODE REGISTER SET command update delay	ıpdate delay	^t MOD		MIN = gre	MIN = greater of 12CK or 15ns; MA)	K or 15ns; l	MAX = n/a		CK	
MULTIPURPOSE REGISTER READ multipurpose register exit	MULTIPURPOSE REGISTER READ burst end to mode register set for multipurpose register exit	^t MP RR			MIN = 1CK; MAX = n/a	MAX = n/a			Ç	



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 50 (SHEET 4 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

		-25 (DDI	R3-800)	-19 (DDR	3-1066)	-15 (DDR	3-1333)		
		[CWL=2.!	5; 6-6-6]	[CWL=1.8]		[CWL=1.5;	10-10-10]		
	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	Units	Notes
	Calibration T	iming							
POWER-UP and RESET operation	^t ZQINIT	512		512	ı	512		CK	
Normal operation	^t ZQOPER	256	ı	256	ı	256	•	Ç	
	^t ZQCS	64	1	64	I	64		CK	
	Initialization and R	ESET Timing	57						
Exit RESET from CKE HIGH to a valid command	^t XPR	М	IN = greate	r of 5CK or	tRFC + 10n	s; MAX = n/	a	CK	
Begin power supply ramp to power supplies stable	^t VDDPR			MIN = n/a;	MAX = 200			ms	
	^t RPS			MIN = 0; N	1AX = 200			ms	
	ZOI			MIN = n/a;	MAX = 200			ns	35
	REFRESH TI	ming							
REFRESH-to-ACTIVATE or REFRESH command period	^t RFC		M	N = 110; M	AX = 9 x ^t RE	Ξ		ns	
TC ≤ 85°C				ę	4			ms	36
TC >85°C ≤ 105°C				3	2			ms	36
rc >105°C ≤ 125°C				2.	4			ms	36
TC ≤ 85°C				7.	8			sπ	36
TC >85°C ≤ 105°C	^t REFI			3.	9			sπ	36
FC >105°C ≤ 125°C				2.	9			sη	36
	SELF REFRESH	Timing							
Exit SELF REFRESH TO commands not requiring a locked DLL	sX,	Z	IIN = greate	er of 5CK or	^t RFC + 10n:	s; MAX = n/	۵	ĊŔ	
EXIT SELF REFRESH TO commands requiring a locked DLL	^t XSDLL		MIN	= ^t DLLK (M	IN); MAX =	n/a		CK	28
MINIMUM CKE LOW pulse width for SELF REFRESH entry to SELF REFRESH exit timing	[†] CKESR		MIN =	^t CKE (MIN)	+ CK; MAX	= n/a		CK	
Valid clocks after SELF REFRESH entry or POWER-DOWN entry	^t CKSRE		MIN = gre	ater of 5Ck	or 10ns; N	IAX = n/a		CK	
Valid clocks before SELF REFRESH exit, POWER-DOWN exit, or RESET exit	[†] CKSRX		MIN = gre	ater of 5Ck	or 10ns; N	IAX = n/a		CK	
	-UP and RESET operation Vormal operation td stable stable TC ≤ 85°C TC ≤ 85°C ≤ 105°C TC ≤ 85°C ≤ 125°C TC ≤ 85°C ≤ 125°C		-25 (D Symbol MIN Calibration Timing Calibration Timing Initialization and RESET Timing 'SQOPER 256 'ZQCS 64 'NDDPR 52 'NDDPR 54 'NDDPR 54 'NDDPR 54 'NDDPR 54 'NDPR 54 'NPS 54 'NSDLL 54	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$ \frac{-25 \text{ (DDR3-000)} -19 (DDR3-1066) }{1000000000000000000000000000000000000$	



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 50 (SHEET 5 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

			-25 (DDR3-800)	-19 (DDR3-1066)	-15 (DDR3-1333)		
			[CWL=2.5; 6-6-6]	<u> </u>	[CWL=1.5; 10-10-10]		
Pa	Parameter	Symbol	MIN MAX	MIN MAX	MIN MAX	Units	Notes
		POWER-DOWN Timing	N Timing				
CKE MIN pulse width		^t CKE (MIN)	Greater of 3CK or 7.5ns	Greater of 3CK or 5.625ns	Greater of 3CK or 5.625ns	CK	
Command pass disable delay		^t CPDED		MIN = 1; MAX = n/a		CK	
POWER-DOWN entry to POWER-DOWN exit timing	DOWN exit timing	dd₁	NIN	MIN = tCKE (MIN); MAX = 60ms	Oms	CK	
Begin POWER-DOWN period prior to CKE registered HIGH	or to CKE registered HIGH	^t ANPD		WL - 1CK		CK	
POWER-DOWN entry period: OD	POWER-DOWN entry period: ODT etiher synchronous or asynchronous	PDE	Greater of tANPD or t	Greater of tANPD or tRFC - REFRESH command	ind to CKE LOW time	СК	
POWER-DOWN exit period: ODT	POWER-DOWN exit period: ODT either synchronous or asynchronous	РДХ		^t ANPD + ^t XPDLL		СК	
	PC	POWER-DOWN Entry MINIMUM Timing	INIMUM Timing				
ACTIVATE command to POWER-DOWN entry	DOWN entry	^t ACTPDEN		MIN = 1		CK	
PRECHARGE/PRECHARGE ALL command to POWER-DOWN entry	nmand to POWER-DOWN entry	[†] PRPDEN		MIN = 1		ç	
REFRESH command to POWER-DOWN entry	OWN entry	^t REFPDEN		MIN = 1		СК	37
MRS command to POWER-DOWN entry	V entry	^t MRSPDEN		MIN = ^t MOD (MIN)		CK	
READ/READ with AUTO PRECHAI	READ/READ with AUTO PRECHARGE commant to POWER-DOWN entry	^t RDPDEN		MIN = RL + 4 + 1		CK	
WRITE Command to POWER-	BL8 (OTF, MRS) BC4OTF	^t WRPDEN	NIN	$MIN = WL + 4 + {}^{t}WR/{}^{t}CK (AVG)$	VG)	СК	
DOWN entry	BC4MRS	^t WRPDEN	MIN	MIN = WL + 2 + tWR/tCK (AVG)	VG)	СК	
WRITE with AUTO PRECHARGE command to POWER-DOWN	BL8 (OTF, MRS) BC4OTF	^t WRAPDEN		MIN = WL + 4 + WR + 1		CK	
entry	BC4MRS	^t WRAPDEN		MIN = WL + 2 + WR + 1		CK	
		POWER-DOWN Exit Timing	xit Timing				
DLL on, any valid command, or D locked	DLL on, any valid command, or DLL off to commands not requiring DLL locked	ţХЬ	MIN = Greater of 3CK or 7.5ns; MAX = n/a		MIN = Greater of 3CK or 6ns; MAX = n/a	CK	
PRECHARGE POWER-DOWN with locked	PRECHARGE POWER-DOWN with DLL off to command requiring DLL locked	*XPDLL	MIN = Gre	MIN = Greater of 10CK or 24ns; MAX	/IAX = n/a	CK	28



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 50 (SHEET 6 OF 6) - ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS

	-25 (DD) [CWL=2.	R3-800) 5; 6-6-6]	-19 (DDF [CWL=1.8	R3-1066) 75; 8-8-8]		R3-1333) 10-10-10]		
Symbol	MIN	MAX	MIN	MAX		MAX	Units	Notes
ODT Timi	ng							
ODTL on							CK	38
ODTL off							CK	40
[†] AON	-400	400	-300	005	-250	250	sd	23,38
^t AOF	0.3	0.7	0.3	0.7	0.3	0.7	СК	39,40
^t AONPD			MIN = 2; I	MAX = 8.5			ns	38
^t AOFPD			MIN = 2; [MAX = 8.5			ns	40
ODT _{H8}			MIN = 6; N	MAX = n/a			CK	
ODT _{H4}			MIN = 4; N	MAX = n/a			CK	
Dynamic ODT	Timing							
ODTL _{CNW}			WL -	2CK			CK	
ODTL _{CNW4}			4CK + 0	DTL OFF			CK	
ODTL _{CNW8}			6CK + 0	DTL OFF			CK	
^t ADC	0.3	0.7	0.3	0.7	0.3	0.7	СК	39
WRITE Leveling	Timing							
^t WLMRD	40	-	40	-	40	-	СК	
^t WLDQSEN	25	-	25	-	25	-	СК	
tWLS	325	-	245	-	195	I	ps	
^t WLH	325	-	245	-	195	-	ps	
^t WLO	0	9	0	9	0	6	ns	
^t WLOE	0	2	0	2	0	2	ns	
	Symbol ODTL on ODTL off 'AONPD 'AOFPD 'AOFPD 'AOFPD ODTI-GNW ODTL-GNW ODTL-CNW4 VMLDQSEN 'WLOZ		-25 (DDR3 [CWL=2.5; Timing -400 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	



Notes

- 1. Parameters are applicable with 0°C \leq Tc \leq +95°C and Vcc/VccQ = + 1.5V \pm 0.075V.
- 2. All voltages are referenced to Vss.
- 3. Output timings are only valid for RON34 output buffer selection.
- Unit ^tCK (AVG) represents the actual ^tCK (AVG) of the input clock under operation. Unit CK represents one clock cycle of the input clock, counting the actual clock edges.
- 5. AC timing and ICC tests may use a VIL-to-VIH swing of up to 900mV I the test environment, but input timing is still referenced to VREF (except ¹IS, ¹IH, ¹DS, and ¹DH use the AC/DC trip points and CK, CK\ and DQS, DQS\ use their crossing points). The minimum slew rate for the input signals used to test the device is 1V/ns for single-ended inputs and 2V/ ns for differential inputs in the range between VIL (AC) and VIH (AC).
- All timings that use time-based values (ns, μs, ms) should use ^tCK (AVG) to determine the correct number of clocks (Table 50 uses CK or CK (AVG) interchangeably). In the case of non-interger results, all minimum limits are to be rounded up to the nearest whole integer.
- The use of STROBE or DQSDIFF refers to the DQS and DQS\ differential crossing point when DQS is the rising edge. The use of CLOCK or CK refers to the CK and CK\ differential crossing point when CK is the rising edge.
- This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is VccQ/2 for single-ended signals and the crossing point for differential signals.
- 9. When operating in DLL disable mode, LOGIC Devices, Inc. (LDI) does not warrant compliance with normal mode timings or functionality.
- 10. The clock's ^tCK (AVG) is the average clock over any 200 consecutive clocks and ^tCK (AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20-60kHz with and additional 1% of ^tCK (AVG) as a long-term jitter component; however, the spread-spectrum may not use a clock rate below ^tCK (AVG) MIN.
- 12. The clock's ^tCH (AVG) and ^tCL (AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of values specified and must of a random Gaussian distribution in nature.
- The period jitter (UITPER) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
- ^{14.} tCH (ABS) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
- tCL (ABS) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
- 16. The cycle-to-cycle jitter (^tJITCC) is the amount the clock period can

deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.

- The cumulative jitter error (^tERRnPER), where n is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over n number of clock cycles.
- ^{18.} ^tDS (base) and ^tDH (base) values are for a single-ended 1V/ns DQ slew rate and 2V/ns for differential DQS, DQS\ slew rate.
- These parameters are measured from a data signal (DM, DQ0, DQ1 ... DQn and so forth) transition edge to its respective data strobe signal (DQS, DQS\) crossing.
- 20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to VREF when the slew rate is 1V/ns. These values, with a slew rate of 1V/ns are for reference only.
- 21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual ^tJITPER (larger of ^tJITPER (MIN) or ^tJITPER (MAX) of the input clock (output deratings are relative to the SDRAM input clock).
- 22. Single-ended signal parameter.
- 23. The SDRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting ¹ERR10PER (MAX); ¹DQSCK (MIN), ¹LZ (DQS) MAX, ¹LZ (DQ) MAX, and ¹AON (MAX). The parameter ¹RPRE (MIN) is derated by subtracting ¹JITPER (MAX), while ¹RPRE (MAX) is derated by ¹JITPER (MIN).
- 24. The maximum preamble is bound by tLZDQS (MAX).
- 25. These parameters are measured from a data strobe signal (DQS, DQS\) crossing to its respective clock signal (CK, CK\) crossing. The specification values are not affected by the amount of clock jitter applied, as these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present or not.
- 26. The ^tDQSCK DLL_DIS parameter begins CL + AL 1 cycles after the READ command.
- 27. The maximum postamble is bound by ^tHZDQS (MAX).
- Commands requiring a locked DLL are: READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency ¹XPDLL, timing must be met.
- ^{29.} ^tIS (base) and ^tIH (base) values are for a single-ended 1 V/ns control/command/ address slew rate and 2 V/ns CK, CK# differential slew rate.
- 30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK\) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present or not.
- For these parameters, the DDR3 SDRAM device supports tnPARAM (nCK) = RU (^tPARAM [ns]/ ^tCK[AVG][ns]), assuming all input clock



NOTES CONTINUED

jitter specifications are satisfied. For example, the device will support t nRP (nCK) = RU (t RP)/ t CK[AVG]) if all input clock jitter specifications are met. This means for DDR2-800; 6-6-6, of which t RP = 15ns, the device will support t nRP = RU (t RP/ t CK [AVG]) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0+6 are valid even if six clocks are less than 15ns due to input clock jitter.

- During READs and WRITEs with AUTO PRECHARGE, the DDR3 SDRAM will hold off the internal PRECHARGE command until ^tRAS (MIN) has been satisfied.
- When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for ¹WR.
- 34. The start of the write recovery time is defined as follows:

• For BL8 (fixed by MRS and OTF): Rising clock edge four clock cycles after WL.

- For BC4 (OTF): Rising clock edge four clock cycles after WL.
- For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL.
- 35. RESET\ should be LOW as soon as power starts to ramp to ensure the outputs are in HIGH-Z Until RESET\ is LOW, the outputs are at risk of driving the bus and could result in excessive current, depending on the bus activity.
- 36. The refresh period is 64ms when Tc is less than or equal to 85°C. This equates to an average refresh rate of 7.8124µs. However, nine REFRESH commands should be asserted at least once every 70.3µs. When Tc is greater than 85°C, the refresh period is 32ms and when Tc is greater than 105°C, the refresh period is 24ms.

- Although CKE is allowed to be registered LOW after a REFRESH command when tREFPDEN (MIN) is satisfied, there are cases where additional time such as tXPDLL (MIN) is required.
- ODT turn-on time MIN is when the device leaves HIGH-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on. The ODT reference load is shown in Figure 23.
- 39. Half-clock output parameters must derated by the actual ^tERR10PER and ^tJITDTY when input clock jitter is present. This results in each parameter becoming larger. The parameters ^tADC (MIN) and ^tAOF(MIN) are each required to be derated by subtracting both tER-R10PER (MAX) and ^tJITDTY (MAX). The parameters ^tADC (MAX) and ^tAOF (MAX) are required to be derated by subtracting both ^tER-R10PER (MAX) and ^tJITDTY (MAX).
- 40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the SDRAM buffer is in HIGH-Z. The ODT reference load is shown in Figure 24. This output load is used for ODT timings (see Figure 31).
- Pulse width of an input signal is defined as the width between the first crossing of VREF (DC) and the consecutive crossing of VREF(DC).
- 42. Should the clock rate be larger than ^tRFC(MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25MHz) all REFRESH commands should be followed by a PRECHARGE ALL command.



COMMAND AND ADDRESS SETUP, HOLD, AND DERATING

The total ¹/_IS (setup time) and ¹/_IH (hold time) required is calculated by adding the data sheet ¹/_IS(base) and ¹/_IH (base) values (Tables 51) to the Δ^{1} /_IS and Δ^{1} /_IH derating values (Table 52), respectively.

Although the total setup time for slow slew rates might be negative, a valid input signal is still required to complete the transition and to reach VIH(AC)/VIL(AC) (see Figure 14 for input signal requirements). For slew rates which fall between the values listed in Table 52 and Table 53, the derating values may be obtained by linear interpolation.

Setup (¹IS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. Setup (¹IS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX. If the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC)-to-AC region", use the nominal slew rate for derating value (see Figure 25). If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC)-to-AC region", the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 27).

Hold (¹|H) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). Hold (¹|H) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between the shaded "DC-to-VREF(DC) region", use the nominal slew rate for derating value (see Figure 26). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded "DC-to-VREF(DC) region", the slew rate of a tangent line to the actual signal from the DC level to the VREF(DC) level is used for the derating value (see Figure 28).

TABLE 51: CO	MMAND AND ADDRES	S SETUP AND HOLD VA	ALUES REFERENCED A	т 1V/ NS – <mark>AC/D</mark> C	BASED
Symbol	DDR3-800	DDR3-1066	DDR3-1333	UNITS	REFERENCE
^t IS(base)AC175	200	125	65	ps	VIH(AC)/VIL(AC)
^t IS(base)AC150	350	275	190	ps	VIH(AC)/VIL(AC)
^t IH(base)DC100	275	200	140	ps	VIH(AC)/VIL(AC)

TABLE 52: DERATING VALUES FOR ^tIS/^tIH – AC175/DC100-BASED

Shaded cells indicate slew-rate combinations not supported

Δ^{t} IS, Δ^{t} IH Derating (ps)	AC/DO	C-Base	ed, AC	175 T	hresh	old; V	н(AC)	= VRE	F(DC)	+ 175	mV, V	IL(AC)	= VRE	F(DC)	- 175	nV
CMD/ADDR						CK,	CK\ D	ifferei	ntial S	lew Ra	ate					
Slew Rate V/ns	4.0)V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
Siew hate v/lis	Δ^{t} IS	∆ ^t IH	∆ ^t IS	∆ ^t IH	∆ ^t IS	Δ^{t} IH	∆ ^t IS	Δ^{t} IH	∆ ^t IS	∆ ^t IH	Δ^{t} IS	∆ ^t IH	∆ ^t IS	∆ ^t IH	∆ ^t IS	∆ ^t IH
2.0	88	50	88	50	88	50	96	58	96	66	112	74	120	84	128	100
1.5	59	34	50	34	59	34	67	42	67	50	83	58	91	68	99	84
1.0	0	0	0	0	0	0	8	8	8	16	24	24	32	34	40	50
0.9	-2	-4	-2	-4	-2	-4	6	4	6	12	22	20	30	30	38	46
0.8	-6	-10	-6	-10	-6	-10	2	-2	2	6	18	14	26	24	34	40
0.7	-11	-16	-11	-16	-11	-16	-3	-8	-3	0	13	8	21	18	29	34
0.6	-17	-26	-17	-26	-17	-26	-9	-18	-9	-10	7	-2	15	8	23	24
0.5	-35	-40	-35	-40	-35	-40	-27	-32	-27	-24	-11	-16	-2	-6	5	10
0.4	-62	-60	-62	-60	-62	-60	-54	-52	-54	-44	-38	-36	-30	-26	-22	-10




4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 53: DERATING VAL	LUES F	OR t	S/tIH	– AC	150/[DC10	0-BA	SED								
Shaded cells indicate slew-rate combination	ons not su	ipported														
Δ^{t} IS, Δ^{t} IH Derating (ps) - A	AC/DC	-Base	d, AC	150 Tł	resho	old; Vı	H(AC)	= Vre	F(DC)	+ 150	mV, Vı	L(AC)	= VRE	F(DC)	- 150n	nV
						CK,	CK\ D	iffere	ntial S	lew R	ate					
CMD/ADDR Slew Rate V/ns	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
	∆ ^t IS	∆ ^t IH														
2.0	75	50	75	50	75	50	83	58	91	66	99	74	107	84	115	100
1.5	50	34	50	34	50	34	58	42	66	50	74	58	82	68	90	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	0	-4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46
0.8	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40
0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34
0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24
0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10
0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10


TABLE 54: MINIMUM REQUIRED TIME ^tVAC ABOVE VIH(AC) FOR A VALID TRANSITION

Below VIL(AC)		
Slew Rate (V/ns)	^t VAC at 175mV(ps)	^t VAC at 150mV(ps)
>2.0	75	175
2.0	57	170
1.5	50	167
1.0	38	163
0.9	34	162
0.8	29	161
0.7	22	159
0.6	13	155
0.5	0	150
<0.5	0	150





















DATA SETUP, HOLD AND DERATING

The total ^tDS (setup time) and ^tDH (hold time) required is calculated by adding the data sheet ^tDS (base) and ^tDH (base) values (see Table 55) to the Δ^{t} DS and Δ^{t} DH derating values (see Table 56), respectively.

Although the total setup time for slow slew rates might be negative, a valid input signal is still required to complete the transition and to reach VIH/VIL(AC). For slew rates which fall between the values listed in Table 57, the derating values may be obtained by linear interpolation.

Setup (^IDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. Setup (^IDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX. If the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC)-to-AC region", use the nominal slew rate derating value (see Figure 29). If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC)-to-AC region", the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 31).

Hold (^tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). Hold (^tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between the shaded "DC-to-VREF(DC) region", use the nominal slew rate for derating value (see Figure 30). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded "DC-to-VREF(DC) region", the slew rate of a tangent line to the actual signal from the "DC-to-VREF(DC) region", is used for the derating value (see Figure 32).

Symbol	DDR3-800	DDR3-1066	DDR3-1333	UNITS	REFERENCE
^t DS(base)AC175	75	25	-	ps	VIH(AC)/VIL(AC)
^t DS(base)AC150	125	75	30	ps	VIH(AC)/VIL(AC)
^t DS(base)DC100	150	100	65	ps	VIH(AC)/VIL(AC)

TABLE 56: DERATING VA	LUE FC	or tDS	S/tDH	– A0	C175/	DC1)0 - E	BASED								
Shaded cells indicate slew-rate combinati	ons not su	ipported														
		∆t	DS, ∆ ^t l	DH De	rating	(ps) -	- AC17	75/D10	00-Bas	ed						
DQ						DQS,	DQS#	Differ	ential	Slew	Rate					
Slew Rate V/ns	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6\	//ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
	∆ ^t DS	∆ ^t DH	Δ^{t} DS	∆ ^t DH	∆ ^t DS	∆ ^t DH	Δ^{t} DS	∆ ^t DH	∆ ^t DS	∆ ^t DH	∆ ^t DS	∆ ^t DH	Δ^{t} DS	∆ ^t DH	Δ^{t} DS	∆ ^t DH
2.0	88	50	88	50	88	50										
1.5	59	34	59	34	59	34	67	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			-2	-4	-2	-4	6	4	14	12	22	20				
0.8					-6	-10	2	-2	10	6	18	14	26	24		
0.7							-3	-8	5	0	13	8	21	18	29	34
0.6									-1	-10	7	-2	15	8	23	24
0.5											-11	-16	-2	-6	5	10
0.4													-30	-26	-22	-10




TABLE 57: DERATING VAL	LUE FC	or tDS	S/tDH	– AC	C150/	DC1	00 - E	Based								
Shaded cells indicate slew-rate combination	ons not su	pported														
		∆tD	S, ∆¹D	H Der	ating	(ps) –	AC15	0/DC1	00-Ba	sed						
DQ Slew						DQS,	DQS#	Differ	ential	Slew	Rate					
Rate V/ns	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
Rate V/IIS	∆ ^t DS	∆ ^t DH	∆ ^t DS	∆ ^t DH	∆ ^t DS	$\Delta^{t}DH$	Δ^{t} DS	∆ ^t DH								
2.0	75	50	75	50	75	50										
1.5	50	34	50	34	50	34	58	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			0	-4	0	-4	8	4	16	12	24	20				
0.8					0	-10	8	-2	16	6	24	14	32	24		
0.7							8	-8	16	0	24	8	32	18	40	34
0.6									15	-10	23	-2	31	8	39	24
0.5											14	-16	22	-6	30	10
0.4													7	-26	15	-10


TABLE 58: REQUIRED TIME VAC ABOVE VIH(AC) (BELOW VIL[AC]) FOR A VALID TRANSITION

Slew Rate (V/ns)	^t VAC at 175mV(ps) [MIN]	^t VAC at 150mV(ps) [MIN]
>2.0	75	175
2.0	57	170
1.5	50	167
1.0	38	163
0.9	34	162
0.8	29	161
0.7	22	159
0.6	13	155
0.5	0	150
<0.5	0	150





















4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

COMMANDS TRUTH TABLE

TABLE 59: T	RUTH	Table -	Сомма	ND										
			CKE											
Function		Symbol	Prev Cycle	Next Cycle	CS\	RAS\	CAS\	WE\	BA [2:0]	An	A 12	A 10	A [11,0:0]	Notes
Mode Register Set	:	MRS	н	н	L	L	L	L	BA					
REFRESH		REF	Н	н	L	L	L	Н	V	V	V	V	V	
SELF REFRESH e	ntry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	6
SELF REFRESH ex	cit	SRX	L	н	H	V H	V H	V H	V	V	V	V	V	6,7
Single-Bank PRECH	ARGE	PRE	Н	н	L	L	L	L	VBA	V	V	L	V	
PRECHARGE all banks		PREA	Н	н	L	L	L	L	V	V	V	н	V	
Bank ACTIVATE		ACT	Н	н	L	L	L	Н	BA				CA	
	BL8MRS BC4MRS	WR	Н	н	L	Н	н	L	BA	RFU	V	L	CA	8
WRITE	BC4OTF	WRS4	Н	Н	L	Н	н	L	BA	RFU	L	L	CA	8
	BL8OTF	WRS8	Н	н	L	Н	н	L	BA	RFU	н	L	CA	8
	BL8MRS BC4MRS	WRAP	Н	н	L	Н	н	L	BA	RFU	V	Н	CA	8
WRITE with AUTO	BC40TF	WRAPS4	Н	Н	L	Н	н	L	BA	RFU	L	Н	CA	8
PRECHARGE	BL8OTF	WRAPS8	Н	н	L	Н	н	L	BA	RFU	н	Н	CA	8
	BL8MRS BC4MRS	RD	Н	Н	L	Н	н	н	BA	RFU	V	L	CA	8
READ	BC4OTF	RDS4	н	Н	L	н	н	н	BA	RFU	L	L	CA	8
	BL8OTF	RDS8	Н	Н	L	Н	н	Н	BA	RFU	н	L	CA	8
READ with AUTO	BL8MRS BC4MRS	RDAP	Н	Н	L	н	н	н	BA	RFU	V	н	CA	8
PRECHARGE	BC40TF	RDAPS4	Н	Н	L	Н	н	Н	BA	RFU	L	Н	CA	8
	BL8OTF	RDAPS8	Н	Н	L	Н	н	н	BA	RFU	н	Н	CA	8
NO OPERATION		NOP	Н	Н	L	Н	н	н	V	V	V	V	V	9
Device DESELECTED DE		DES	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	10
POWER-DOWN entry		PDE	н	L	L H	H V	H V	H V	V	V	V	V	v	6
POWER-DOWN exit		PDX	L	Н	L H	H V	H V	H V	V	V	V	V	V	6,11
ZQ CALIBRATION LONG		ZQCL	н	Н	L	н	н	L	Х	Х	х	н	Х	12
ZQ CALIBRATION	ZQ CALIBRATION SHORT		Н	Н	L	н	н	L	Х	Х	х	L	Х	

NOTES:

- Commands are defined by states of CS\, RAS\, CAS\, WE\, and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are devicedensity and configuration-dependent.
- RESET\ is LOW enabled and used only for asynchronous RESET. Thus, RESET\ must be held HIGH during any normal operation.
- 3. The state of ODT does not affect the states described in this table.
- 4. Operations apply to the bank defined by the bank address. For MRS, BA selects one of four mode registers.
- 5. "V" means "H" or "L" (a defined logic level), and "X" means "Don't Care".
- 6. See Table 59 for additional information on CKE transition.
- 7. SELF REFRESH exit is asynchronous.

- Burst READs or WRITEs cannot be terminated or interrupted, MRS (fixed) and OTF BL/BC are defined in MR0.
- The purpose of the NOP command is to prevent the SDRAM from registering any unwanted commands. A NOP will not terminate and operation that is in execution.
- 10. The DES and NOP commands perform similarly.
- 11. The POWER-DOWN mode does not perform any REFRESH operations.
- ZQ CALIBRATION LONG is used for either ZQINT (first ZQCL command during initialization) or ZQOPER (ZQCL command after initialization).



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 60: TRUTH TABLE - CKE												
	Cł	KE										
	(n-1)	(n)	(RAS CAS WE CS\)									
Current State ³	Previous Cycle ⁴	Present Cycle ⁴	Command ⁵	Action ⁵	Notes							
POWER-DOWN	L	L	"Don't Care"	Maintain POWER-DOWN	1,2							
	L	н	DES or NOP	POWER-DOWN exit	1,2							
SELF REFRESH	L	L	"Don't Care"	Maintain SELF REFRESH	1,2							
Bank(s) ACTIVE	н	н	DES or NOP	SELF REFRESH exit	1,2							
READING	н	L	DES or NOP	Active POWER-DOWN entry	1,2							
WRITING	Н	L	DES or NOP	POWER-DOWN entry	1,2							
PRECHARGING	н	L	DES or NOP	POWER-DOWN entry	1,2							
REFRESHING	Н	L	DES or NOP	PRECHARGE POWER-DOWN entry	1,2							
All Banks IDLE	н	L	DES or NOP	PRECHARGE POWER-DOWN entry	1,2,6							
	н	L	REFRESH	SELF REFRESH								

NOTES:

- 1. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- ^{2.} tCKE(MIN) means CKE must be registered at multiple consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the required number of registration clocks. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + tCKE(MIN) + tIH.
- Current state = The state of the SDRAM immediately prior to clock edge n.

DESELECT (DES)

The DES command (CS\HIGH) prevents new commands from being executed by the SDRAM. Operations already in progress are not affected.

ZQ CALIBRATION

ZQ Calibration LONG (ZQCL)

The ZQCL command is used to perform the initial calibration during a power-up initialization and reset sequence. This command may be issued at any time by the controller depending on the system environment. The ZQCL command triggers the calibration engine inside the SDRAM. After calibration is achieved, the calibrated values are transferred from the calibration engine to the SDRAM I/O, which are reflected as updated RoN and ODT values.

The SDRAM is allowed a timing window defined by either ^tZQINIT or ^tZQOPER to perform the full calibration and transfer of values. When ZQCL is issued during the initialization sequence, the timing parameter tZQINIT must be satisfied. When initialization is complete, subsequent ZQCL commands require the timing parameter ^tZQOPER to be satisfied.

ZQ Calibration SHORT (ZQCS)

The ZQCS command is used to perform periodic calibrations to account for small voltage and temperature variations. The shorter timing window is provided to perform the reduced calibration and transfer of values as defined by timing parameter ¹ZQCS. A ZQCS command can effectively correct a minimum of 0.5% RoN and RTT impedance errors within 64 clock cycles, assuming the maximum sensitivities specified in Table 40 and Table 41.

- CKE (n) is the logic state of CKE at clock edge n, CKE (n-1) was the state of CKE at the previous clock edge.
- COMMAND is the command registered at the clock edge (must be a legal command as defined in Table 58). Action is a result of COM-MAND. ODT does not affect the states described in this table and is not listed.
- Idle state = all banks are closed, no data bursts are in progress, CKE is HIGH and all timings from previous operations are satisfied. All SELF REFRESH exit and POWER-DOWN exit parameters are also satisfied.

NO OPERATION (NOP)

The NOP command (CS\ LOW) prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.



ACTIVATE

The ACTIVATE command is used to open (or ACTIVATE) a row in a particular bank for a subsequent access. The value on the BA [2:0] inputs selects the bank, and the address provided on inputs A[n:0] selects the row. This row remains open (or ACTIVE) for accesses until a PRE-CHARGE command is issued to that bank.

A PRECHARGE command must be issued before opening a different row in the same bank.

READ

The READ command is used to initiate a burst READ access to an ACTIVE row. The address provided on inputs A[2:0] selects the starting column address depending on the burst length and burst type selected (see table 65). The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be PRE-CHARGED at the end of the READ burst. If AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses. The value on input A12 (if enabled in the MODE REGISTER) when the READ command is issued, determines whether BC4 (chop) or BL8 is used. After a READ command is issued, the READ burst may not be interrupted. A summary of READ commands is shown in Table 61.

TABLE 61: READ COMMAND SUMMARY														
	CKE													
Function Symbol		Symbol	Prev Cycle	Next Cycle	CS/	RAS\	CAS\	WE\	BA [2:0]	An	A 12	A 10	A [11,0:0]	Notes
READ	BL8MRS BC4MRS	RD	Н		L	н	L	н	BA	RFU	V	L	CA	
	BC4OTF	RDS4	ŀ	4	L	Н	L	н	BA	RFU	L	L	CA	
	BL8OTF	RDS8	Н		L	н	L	н	BA	RFU	Н	L	CA	
	BL8MRS BC4MRS	RDAP	Н		L	н	L	н	BA	RFU	V	Н	CA	
READ with AUTO	BC4OTF	RDAPS4	H	4	L	н	L	н	BA	RFU	L	н	CA	
PRECHARGE	BL8OTF	RDAPS8	ł	4	L	Н	L	н	BA	RFU	Н	Н	CA	

WRITE

The WRITE command is used to initiate a burst WRITE access to an ACTIVE row. The value on the BA[2:0] inputs selects the bank. The value on input A10 determines whether or not AUTO PRECHARGE is used. The value on input A12 (if enabled in the MODE REGISTER [MR]) when the WRITE command is issued, determines whether BC4 (chop) or BL8 is used. The WRITE command summary is shown in Table 62.

TABLE 62: WRITE COMMAND SUMMARY														
		CKE												
Function Symbo		Symbol	Prev Cycle	Next Cycle	CS/	RAS\	CAS\	WE\	BA [2:0]	An	A 12	A 10	A [11,0:0]	Notes
	BL8MRS BC4MRS	WR	Н		L	н	L	L	BA	RFU	V	L	CA	
WRITE	BC4OTF	WRS4	l	Н	L	Н	L	L	BA	RFU	L	L	CA	
	BL8OTF	WRS8	н		L	н	L	L	BA	RFU	н	L	CA	
	BL8MRS BC4MRS	WRAP	WRAP H		L	н	L	L	BA	RFU	V	н	CA	
WRITE with AUTO	BC4OTF	WRAPS4		Н	L	Н	L	L	BA	RFU	L	н	CA	
PRECHARGE	BL8OTF	WRAPS8	I	Н	L	Н	L	L	BA	RFU	Н	н	CA	




PRECHARGE

The PRECHARGE command is used to DEACTIVATE the open row in a particular bank or in all banks. The bank(s) are available for a subsequent row access at a specified time (tRP) after the PRECHARGE command is issued, except in the case of concurrent AUTO PRECHARGE. A READ or WRITE command to a different bank is allowed during concurrent AUTO PRECHARGE as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A10 determines whether one or all banks are precharged. In the case where only one bank is recharged. Inputs BA[2:0] select the bank; otherwise, BA[2:0] are treated as "Don't Care". After a bank is PRECHARGED, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is treated as a NOP if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the PRECHARGE period is determined by the last PRECHARGE command issued to the bank.

REFRESH

REFRESH is used during normal operation of the SDRAM and is analogous to CAS\-before RAS\ (CBR) refresh or AUTO REFRESH. This command is non-persistent, so it must be issued each time a REFRESH is required. The addressing is generated by the internal REFRESH command. The SDRAM requires REFRESH cycles at an average interval of 7.8µs (maximum when $Tc \le 85^{\circ}C$ or 3.9µs MAX when $Tc \le 95^{\circ}C$). The REFRESH period begins when the REFRESH command is registered and ends ^tRFC (MIN) later.

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute REFRESH interval is provided. A maximum of eight REFRESH commands can be posted to any given SDRAM, meaning that the maximum absolute interval between any REFRESH command and the next REFRESH command is nine times the maximum average interval refresh rate. SELF REFRESH may be entered with up to eight REFRESH commands being posted. After exiting SELF REFRESH (when entered with posted REFRESH commands) additional posting of REFRESH commands is allowed to the extent the maximum number of cumulative posted REFRESH commands (both pre and post SELF REFRESH) does not exceed eight REFRESH commands.





SELF REFRESH

The SELF REFRESH command is used to retain data in the SDRAM, even if the rest of the system is powered down. When in the SELF REFRESH mode, the SDRAM retains data without external clocking. The SELF REFRESH mode is also a convenient method used to enable/disable the DLL as well as to change the clock frequency within the allowed synchronous operating range. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during SELF REFRESH mode operation. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during SELF REFRESH mode under certain conditions:

- Vss< VREFDQ< Vcc is maintained
- VREFDQ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid
- All other SELF REFRESH mode exit time requirements are met.

DLL DISABLE MODE

If the DLL is disabled by the MODE REGISTER (MR1[0] can be switched during initialization or later), the SDRAM is targeted, but not guaranteed to operate similarly to the NORMAL mode with a few notable exceptions:

- The SDRAM supports only one value of CAS latency (CL=6) and one value of CAS WRITE latency (CWL=6).
- DLL DISABLE mode affects the READ data clock-to-data strobe relationship (^tDQSCK), but not the READ data-to-data strobe relationship (^tDQSQ, ^tQH). Special attention is needed to line the READ data up with the controller time domain when the DLL is disabled.
- In NORMAL operation (DLL on), ¹DQSCK starts from the rising clock edge AL + CL cycles after the READ command. In DLL DISABLE mode, ¹DQSCK starts AL = CL 1 cycles after the READ command. Additionally, with the DLL disabled, the value of ¹DQSCK could be larger than ¹CK.


The ODT feature is not supported during DLL DISABLE mode (including dynamic ODT). The ODT resistors must be disabled by continuously registering the ODT ball LOW by programming RTT_NORM MR1[9,6,2] and RTT_WR MR2[10,9] to "0" while in DLL DISABLE mode.

Specific steps must be followed to switch between the DLL enable and DLL DISABLE modes due to a gap in the allowed clock rates between the two modes (^tCK[AVG]MAX and ^tCK[DLL DISABLE] MIN, respectively). The only time the clock is allowed to cross this clock rate gap is during SELF REFRESH mode. Thus, the required procedure for switching from the DLL ENABLE to DLL DISABLE mode is to change frequency curing self refresh (see Figure 34):

- 1. Starting from the IDLE state (all banks are PRECHARGED, all timings are fulfilled, ODT is turned off, and RTT_NOM and RTT_WR are HIGH-Z), set MR1[0] to "1" to DISABLE the DLL.
- 2. Enter SELF REFRESH mode after ^tMOD has been satisfied.
- 3. After ^tCKSRE is satisfied, change the frequency to the desired clock rate.
- 4. SELF REFRESH may be exited when the clock is stabled with the new frequency for ^tCKSRX.
- 5. The SDRAM will be ready for its next command in the DLL DISABLE mode after the greater of ^tMRD or ^tMOD has been satisfied. A ZQCL command should be issued with appropriate timing met as well.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)



A similar procedure is required for switching from the DLL disable mode back to the DLL enable mode. This also requires changing the frequency during self refresh mode (see Figure 44 on page 100).

1. Starting from the idle state (all banks are precharged, all timings are fulfilled, ODT is turned off, and RTT_NOM and RTT_WR are High-Z), enter self refresh mode.

2. After ^tCKSRE is satisfied, change the frequency to the new clock rate.


3. Self refresh may be exited when the clock is stable with the new frequency for ^tCKSRX. After ^tXS is satisfied, update the mode registers with the appropriate values. At a minimum, set MR1[0] to "0" to enable the DLL. Wait ^tMRD, then set MR0[8] to "1" to enable DLL RESET.

4. After another ^tMRD delay is satisfied, then update the remaining mode registers with the appropriate values.

5. The DRAM will be ready for its next command in the DLL enable mode after the greater of ^tMRD or ^tMOD has been satisfied. However, before applying any command or function requiring a locked DLL, a delay of ^tDLLK after DLL RESET must be satisfied. A ZQCL command should be issued with the appropriate timings met as well.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)



The clock frequency range for the DLL disable mode is specified by the parameter $^{t}CKDLL_DIS$. Due to latency counter and timing restrictions, only CL = 6 and CWL = 6 are supported.


DLL disable mode will affect the read data clock to data strobe relationship (^tDQSCK) but not the data strobe to data relationship (^tDQSQ, ^tQH). Special attention is needed to the controller time domain.

Compared to the DLL on mode where ^tDQSCK starts from the rising clock edge AL + CL cycles after the READ command, the DLL disable mode ^tDQSCK starts AL + CL - 1 cycles after the READ command (see Figure 45 on page 101).

WRITE operations function similarly between the DLL enable and DLL disable modes; however, ODT functionality is not allowed with DLL disable mode.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)



INPUT CLOCK FREQUENCY CHANGE


When the DDR3 SDRAM is initialized, it requires the clock to be stable during most NORMAL states of operation. This means that after the clock frequency has been set to the stable state, the clock period is not allowed to deviate except what is allowed for by the clock jitter and spread spectrum clocking (SSC) specifications.

The input clock frequency can be changed from one stable clock rate to another under two conditions: SELF REFRESH mode and PRECHARGE power-down mode. Outside of these two modes, it is illegal to change the clock frequency. For the SELF REFRESH mode condition, when the DDR3 SDRAM has been successfully placed into SELF REFRESH mode and ^tCKSRE has been satisfied, the state of the clock becomes a "Don't Care". When the clock becomes a "Don't Care", changing the clock frequency is permissible, provided the new clock frequency is stable prior to ^tCKSRX. When entering and exiting self refresh mode for the sole purpose of changing the clock frequency, the SELF REFRESH entry and exit specifications must still be met.

The PRECHARGE power-down mode condition is when the DDR3 SDRAM is in PRECHARGE power-down mode (either fast exit mode or slow exit mode). Either ODT must be at a logic LOW or RTT_NOM and RTT_WR must be disabled via MR1 and MR2. This ensures RTT_NOM and RTT_WR are in an off state prior to entering PRECHARGE power-down mode while maintaining CKE at a logic LOW. A minimum of ¹CKSRE must occur after CKE goes LOW before the clock frequency can change. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed/temperature grade (¹CK [AVG] MIN to ¹CK [AVG] MAX) device. During the input clock frequency change, CKE must be held at a stable LOW level. When the input clock frequency is changed, a stable clock must be provided to the SDRAM, ¹CKSRX before PRECHARGE power-down may be exited. After PRECHARGE power-down is exited and ¹XP has been satisfied, the DLL must be reset via the MRS. Depending on the new clock frequency, additional MRS commands may need to be issued. During the DLL lock time, RTT_NOM and RTT_WR must remain in an off state. After the DLL lock time, the SDRAM is ready to operate with a new clock frequency (period). This process is depicted in Figure 37.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)






WRITE LEVELING

For better signal integrity, DDR3 SDRAM memory sub-system designs have adopted use of fly-by topology for the commands, addresses, control signals and clocks. WRITE leveling is a scheme for the memory controller to de-skew the DQSx strobe (DQSx, DQSx\) to CK relationship at the SDRAM with a simple feedback feature provided it by the DDR3 SDRAM itself. WRITE leveling is generally used as part of the initialization process, if required. For NORMAL SDRAM operation, this feature must be disabled. This is the only SDRAM operation where the DQS functions as an input (to capture the incoming clock) and the DQs function as outputs (to report the stat of the clock). Note that nonstandard ODT schemes are required.

The memory controller using the WRITE leveling procedure must have adjustable delay setting on its DQS strobe to align the rising edge of DQS to the clock at the SDRAM pins. This is accomplished when the SDRAM asynchronously feeds back the CK status via the DQ bus and samples with the rising edge of DQS. The controller repeatedly delays the DQS strobe until a CK transition from "0" to "1" is detected. The DQS delay established through this procedure helps ensure 'DQSS, tDSS, and 'DSH specifications in systems that use fly by topology by de-skewing the trace length mismatch. A conceptual timing of this procedure is shown in Figure 38.





WRITE LEVELING

When WRITE leveling is enabled, the rising edge of DQS samples CK and the rime DQ outputs the sampled CK's status. The prime DQ for each of the (4) words contained in the iMOD is DQ0 for the low byte, DQ8 for the high byte. It outputs the status of CK sampled by LDQSx and UDQSx. All other DQs (DQ[7:1], DQ[15:9] for the low word, DQ[23:17], DQ[31:25] for the next word, DQ[39:33], DQ[47:41] for the next and DQ[55:49], DQ[63:57] for the HIGH word) continue to drive LOW. Two prime DQ on each of the (4) words contained in the LDI iMOD allow each byte lane to be leveled independently.

WRITE LEVELING PROCEDURE

A memory controller initiates the SDRAM WRITE Leveling mode by setting the MR1[7] to a "1", assuming the other programmable features (MR0, MR1, MR2, and MR3) are first set and the DLL is fully reset and locked. The DQ balls enter the WRITE Leveling mode going from a "HIGH-Z" state to an undefined driving state so the DQ bus should not be driven. During WRITE Leveling mode, only the NOP and DES commands are allowed. The memory controller should attempt to level only one rank at a time; thus, the outputs of other ranks should be disabled by setting MR1[12] to a "1". The memory controller may assert ODT after a ¹MOD delay as the SDRAM will be ready to process the ODTL on delay (WL-2^tCK), provided it does not violate the aforementioned ¹MOD delay requirement.


The memory controller may drive LDQSx, UDQSx LOW and LDQSx\, UDQSx \HIGH after ^tWLDQSEN has been satisfied. The controller may begin to toggle LDQSx, UDQSx after ^tWLMRD (one L[U]DQSs toggle is DQSs transitioning from a LOW state to a HIGH state with L[U]DQSx\ transitioning from a HIGH state to a LOW state, then both transition back to their original states). At a minimum, ODTL on and ^tAON must be satisfied at least one clock prior to DQS toggling.

After ^tWLMRD and DQS LOW preamble (^tWPRE) have been satisfied, the memory controller may provide either a single DQSx toggle or multiple DQSx toggles to sample CK for a given DQSx to CK skew. Each DQS toggle must not violate ^tDQSL (MIN) and ^tDQSH (MIN) specifications. ^tDQSL (MAX) and ^tDQSH (MAX) specifications are not applicable during WRITE leveling mode. The DQSx must be able to distinguish the CK's rising edge within ^tWLS and ^tWLH. The prime DQ will output the CK's status asynchronously from the associated DQSx rising edge CK capture within ^tWLO. The remaining DQs that always drive LOW when DQS is toggling must be LOW within ^tWLOE after the first ^tWLO is satisfied (the prime DQs going LOW). As previously noted, DQSx is an input and not an output during this process. Figure 39 depicts the basic timing parameters for the overall write leveling procedure.

The memory controller will likely sample each applicable prime DQ state and determine whether to increment or decrement it DQS delay setting. After the memory controller performs enough DQSx toggles to detect the CK's "0-1" transition, the memory controller should lock the DQS delay setting for the SDRAM iMOD device. After locking the DQS setting, leveling for the rank will have been achieved, and the WRITE leveling mode for the rank should be disabled or reprogrammed (if WRITE leveling of another rank follows).



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)




WRITE LEVELING EXIT MODE

After the DDR3 SDRAM iMOD has been WRITE leveled, the controller must exit from WRITE Leveling mode before the NORMAL mode can be used. Figure 40 depicts a general procedure in exiting WRITE Leveling. After the last rising DQS (capturing a "1" at T0), the memory controller should stop driving the DQS signals after twLO (MAX) delay plus enough delay to enable the memory controller to capture the applicable prime DQ state (at – Tb0). The DQ balls become undefined when DQS no longer remains LOW and they remain undefined until tMOD after the MRS command (at Te1).

The ODT input should be deasserted LOW such that ODTL off (MIN) expires after the DQSx is no longer driving LOW. When ODT LOW satisfies ¹IS, ODT must be kept LOW (at –Tb0) until the SDRAM is ready for either another rank to be leveled or until the NORMAL mode can be used. After DQS termination is switched off, WRITE level mode should be disabled via the MRS command (at Tc2). After ¹MOD is satisfied (at Te1), any valid command may be registered by the SDRAM. Some MRS commands may be issued after ¹MRD (at Td1).



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)





OPERATIONS

Initialization

The following sequence is required for power up and initialization, as shown in Figure 41.

1. Apply power. RESET\ is recommended to be below 0.2 x VccQ during power ramp to ensure the outputs remain disabled (HIGH-Z) and ODT off (RTT is also HIGH-Z). All other inputs, including ODT may be undefined.

During power up, either of the following conditions may exist and must be met:

• Condition A:


- Vcc and VccQ are driven from a single power source and are ramped with a maximum delta voltage between them of $\Delta V \le 300$ mV. Slope reversal of any power supply signal is allowed. The voltage levels on all balls other than Vcc, VccQ, Vss and VssQ must be less than or equal to VccQ and Vcc on one side and must be greater than or equal to VssQ and Vss on the other side.
- Both Vcc and VccQ power supplies ramp to Vcc (MIN) and VccQ (MIN) within ^tVccPR=200ms.
- Both Vcc and VccQ power supplies ramp to Vcc (MIN) and VccQ (MIN) within ^tVccPR=200ms.
- VREFDQ tracks Vcc x 0.5, VREFCA tracks Vcc x 0.5.
- VTT is limited to 0.95V when the power ramp is complete and is not applied directly to the device; however, ¹VTD should be greater than or equal to zero to avoid device latchup.

Condition B:

- Vcc may be applied before or at the same time as VccQ.
- VccQ may be applied before or at the same time as VTT, VREFDQ and VREFCA.
- No slope reversals are allowed in the power supply ramp for this condition.
- Until stable power, maintain RESET\ LOW to ensure the outputs remain disabled (HIGH-Z). After the power is stable, RESET\ must be LOW for at least 200µs to begin the initialization process. ODT will remain in the HIGH-Z state while RESET\ is LOW and until CKE is registered HIGH.
- 3. CKE must be LOW 10ns prior to RESET\ transitioning HIGH.
- 4. After RESET\ transitions HIGH, wait 500µs (minus one clock) with CKE LOW.
- 5. After this CKE LOW time, CKE may be brought HIGH (synchronously) and only NOP or DES commands may be issued. The clock must be present and valid for at least 10ns (and a minimum of five clocks) and ODT must be driven LOW at least tIS prior to CKE being registered HIGH. When CKE is registered HIGH, it must be continuously registered HIGH until the full initialization process is complete.
- 6. After CKE is registered HIGH and after ^tXPR has been satisfied, MRS commands may be issued. Issue an MRS (LOAD MODE) command to MR2 with the applicable settings (provide LOW to BA2 and BA0 and HIGH to BA1).
- 7. Issue an MRS command to MR3 with the applicable settings.
- 8. Issue an MRS command to MR1 with the applicable settings, including enabling the DLL and configuring ODT.
- Issue and MRS command to MR0 with the applicable settings, including a DLL RESET command. ^tDLLK (512) cycles of clock input are required to lock the DLL.
- 10. Issue a ZQCL command to calibrate RTT and RON values for the process voltage temperature (PVT). Prior to NORMAL operation. ^tZQINIT must be satisfied.
- 11. When ^tDLLK and ^tZQINIT have been satisfied, the DDR3 SDRAM will be ready for normal operation.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)


MODE REGISTERS

Mode registers (MR0-MR3) are used to define various modes of programmable operation of the DDR3 SDRAM iMOD. A mode register is programmed via the MODE REGISTER SET (MRS) command during initialization and it retains the stored information (except for MR0[8] which is self-clearing) until it is either reprogrammed, RESET goes LOW, or until the device loses power.

Contents of a mode register can be altered by re-executing the MRS command. If the user chooses to modify only a subset of the mode register's variables, all variables must be programmed when the MRS command is issued. Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.

The MRS command can only be issued (or re-issued) when all banks are idle and in the PRECHARGED state (^tRP is satisfied and no data bursts are in progress). After an MRS command has been issued, two parameters must be satisfied: ^tMRD and ^tMOD.


The controller must wait ^tMRD before initiating any subsequent MRS commands (see Figure 42).



The controller must also wait ¹MOD before initiating any nonMRS commands (excluding NOP and DES), as shown in Figure 52 on page 111. The DRAM requires ¹MOD in order to update the requested features, with the exception of DLL RESET, which requires additional time. Until ¹MOD has been satisfied, the updated features are to be assumed unavailable.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)



MODE REGISTER 0 (MR0)

The base register, MR0 is used to define various DDR3 iMOD modes of operation. These definitions include the selection of a burst length, burst type, CAS latency, operating mode, DLL RESET, WRITE recovery and PRECHARGE power-down mode, as shown in Figure 44.



MODE REGISTER 0 (MR0)


BURST TYPE

Accesses within a given burst may be programmed to either a sequential or an interleaved order. The burst type is selected via MR0[3], as shown in Figure 44. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 65. DDR3 only supports 4-bit burst chop and 8-bit burst access modes. Full interleaved address ordering is supported for READs, while WRITEs are restricted to nibble (BC4) or word (BL8) boundaries.

BURST LENGTH

Burst length is defined by MR0[1:0] (see Figure 44). READ and WRITE accesses to the DDR3 SDRAM iMOD are burst-oriented, with the burst length being programmable to "4" (chop mode). "8" (fixed burst), or selectable using A12 during a READ/WRITE command (on the fly). The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. When MR0[1:0] is set to "01" during a READ/WRITE command, if A12=0, then BC4 (chop) mode is selected. If A12=1, then BL8 mode is selected. Specific timing diagrams, and turnaround between READ/WRITE are shown in the READ/WRITE sections of this document.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A[i:2] when the burst length is set to "4" and by A[i:3] when the burst length is set to "8" (where Ai is the most significant column address bit for a given starting location within the block. The programmed burst length applies to both READ and WRITE bursts.





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 65: BURST ORDER								
		Starting Column	Burst Typ					
Burst Length	Read/Write	Address (A[2,1,0])	Type = Sequential	Type = Interleaved	Notes			
	READ	000	0,1,2,3,Z,Z,Z,Z	0,1,2,3,Z,Z,Z,Z	1,2			
		0 0 1	1,2,3,0,Z,Z,Z,Z	1,0,3,2,Z,Z,Z,Z	1,2			
		010	2,3,0,1,Z,Z,Z,Z	2,3,0,1,Z,Z,Z,Z	1,2			
		011	3,0,1,2,Z,Z,Z,Z	3,2,1,0,Z,Z,Z,Z	1,2			
4 CHOP		100	4,5,6,7,Z,Z,Z,Z	4,5,6,7,Z,Z,Z,Z	1,2			
		101	5,6,7,4,Z,Z,Z,Z	5,4,7,6,Z,Z,Z,Z	1,2			
		110	6,7,4,5,Z,Z,Z,Z	6,7,4,5,Z,Z,Z,Z	1,2			
		111	7,4,5,6,Z,Z,Z,Z	7,6,5,4,Z,Z,Z,Z	1,2			
-	WRITE	0 V V	0,1,2,3,X,X,X,X	0,1,2,3,X,X,X,X	1,3,4			
		1 V V	4,5,6,7,X,X,X,X	4,5,6,7,X,X,X,X	1,3,4			
	READ	000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	1			
		0 0 1	1,2.3,0,5,6,7,4	1,0,3,2,5,4,7,6	1			
		010	2,3,0,1,6,7,4,5	2,3,0,1,6,7,4,5	1			
8		011	3,0,1,2,7,4,5,6	3,2,1,0,7,6,5,4	1			
		100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3	1			
		101	5,6,7,4,1,2,3,0	5,4,7,6,1,0,3,2	1			
		110	6,7,4,5,2,3,0,1	6,7,4,5,2,3,0,1	1			
		111	7,4,5,6,3,0,1,2	7,6,5,4,3,2,1,0	1			
	WRITE	VVV	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	1,3			

NOTES:

- 1. Internal READ and WRITE operations start at the same point in time for BC4 as they do for BL8.
 - 2. Z = Data and Strobe output drivers in tri-state.
 - 3. X="Don't Care"

DLL RESET

DLL RESET is defined by MR0[8] (see Figure 44). Programming MR0[8] to "1" activates the DLL RESET function. MR0[8] is self-clearing, meaning it returns to a value of "0" after the DLL RESET function has been initiated.

Anytime the DLL RESET function has been initiated, CKE must be HIGH and the clock held stable for 512 (¹DLLK) clock cycles before a READ command can be issued. This is to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in invalid output timing specifications such as ¹DQSCK timings.

WRITE RECOVERY

WRITE RECOVERY time is defined by MR0[11:9] (see Figure 44). WRITE RECOVERY values of 5,6,7,8,10 or 12 may be used by programming MR0[11:9]. The user is required to program the correct value of WRITE RECOVERY and is calculated by dividing ^tWR (ns) by ^tCK (ns) and rounding up a non-integer value to the next integer: WR (cycles)=roundup (^tWR[ns])^tCK [ns]).




PRECHARGE POWER-DOWN (PRECHARGE PD)

The PRECHARGE PD bit applies only when PRECHARGE power-down mode is being used. When MR0[12] is set to "0", the DLL is off during PRECHARGE power-down providing a lower standby current mode; however, ^tXPDLL must be satisfied when exiting. When MR0[12] is set to "1", the DLL continues to run during PRECHARGE power-down mode to enable a faster exit of PRECHARGE power-down mode; however, ^tXP must be satisfied when exiting (see Power-Down mode on Page 133).

CAS Latency (CL)

The CL is defined by MR0[6:4], as shown in Figure 44. CAS latency is the delay, as measured in clock cycles, between the internal READ command and the availability of the first bit of valid output data. The CL can be set to 5,6, 8, or 10. DDR3 SDRAM iMODs do not support half-clock latencies.

Examples of CL=6 and CL=8 are shown in Figure 45 (below). If an internal READ command is registered at clock edge n, and the CAS latency is m clocks, the data will be available nominally coincident with clock edge n+m. Table 49 indicates the CLs supported at available operating frequencies.






MODE REGISTER 1 (MR1)

The MODE REGISTER 1 (MR1) controls additional functions and features not available in the other mode registers; Q OFF (OUTPUT DISABLE), DLL ENABLE/DLL DISABLE, RTT_NOM value (ODT), WRITE LEVELING, POSTED CAS ADDITIVE latency, and OUTPUT DRIVE STRENGTH. These functions are controlled via the bits shown in Figure 46 below. The MR1 register is programmed via the MR5 command and retains the stored information until it is reprogrammed, until RESET\ goes LOW (true), or until the device loses power. Reprogramming the MR1 register will not alter the contents of the memory array, provided the operation is performed correctly.

The MR1 register must be loaded when all banks are idle and no bursts are in progress. The controller must satisfy the specified timing parameters ^tMRD and ^tMOD before initiating a subsequent operation.





DLL ENABLE/DLL DISABLE

The DLL may be enabled or disabled by programming MR1[0] during the LOAD MODE command, as shown in Figure 46 (previous page). The DLL must be enabled for NORMAL operation. DLL ENABLE is required during power-up initialization and upon returning to NORMAL operation after having DISABLED the DLL for the purpose of debugging or evaluation. ENABLING the DLL should always be followed by resetting the DLL using the appropriate LOAD MODE command.

If the DLL is enabled prior to entering SELF REFRESH mode, the DLL is automatically DISABLED when entering SELF REFRESH operation and is automatically RE-ENABLED and RESET upon exit of SELF REFRESH. If the DLL is DISABLED prior to entering SELF REFRESH, the DLL remains DISABLED even upon exit of the SELF REFRESH operation until it has been RE-ENABLED and RESET.

The SDRAM is not tested, nor does LDI warrant compliance with NORMAL mode timings or functionality when the DLL is disabled. An attempt has been made for the SDRAM to operate in the NORMAL mode whenever possible when the DLL is disabled; however, by industry standards, the following exceptions have been observed, defined and listed:

- 1. ODT is NOT ALLOWED to be used
- 2. The OUTPUT DATA is no longer edge-aligned to the clock
- 3. CL and CWL can only be six clocks

When the DLL is DISABLED, timing and functionality can vary from the NORMAL operational specifications when the DLL is enabled. DIS-ABLING the DLL also implies the need to change the clock frequency.

OUTPUT DRIVE STRENGTH

The DDR3 SDRAM iMOD uses a programmable impedance output buffer. The drive strength mode register setting is defined by MR1[5:1], RZQ/7 (34 Ω [NOM]) is the primary output driver impedance setting for the device. To calibrate the output driver impedance, and external precision resistor (RZQ) is connected between the ZQ ball and VssQ. The value of the resistor is 240 Ω ±1%.

The output impedance is set during initialization. Additional impedance calibration updates do not affect device operation and all data sheet timings and current specifications are met during an update.

To meet the 34Ω specification, the output drive strength must be set to 34Ω during initialization. To obtain a calibrated output driver impedance after power-up, the DDR3 iMOD SDRAM needs a calibration command that is part of the initialization and reset procedure.

OUTPUT ENABLE/DISABLE

The OUTPUT ENABLE function is defined by MR1[12], as shown in Figure 46. When enabled (MR1[12]=0), all outputs (DQx, DQSx, DQSx)) are tri-stated. The output DISABLE feature is intended to be used during lcc characterization of the READ current and during ¹DQSS margining (WRITE LEVELING) only.

ON-DIE TERMINATION (ODT)

ODT resistance RTT_NOM is defined by MR1[9,6,2] (see Figure 46). The RTT termination value applies to the DQx, LDMx, UDMx, L[U]DQSx and L[U]DQSx\. The DDR3 device architecture supports multiple RTT termination values based on RZQ/n where n can be 3,4,6,8 or 12 and RZQ is 240 Ω .

Unlike DDR2, DDR3 ODT must be turned off prior to READING data out and must remain off during READ burst. RTT_NOM termination is allowed any time after the DRAM is initialized, calibrated, and not performing READ accesses, or in SELF REFRESH mode. Additionally, WRITE accesses with dynamic ODT enabled (RTT_WR) temporarily replaces RTT_NOM with RTT_WR.

The actual effective termination, RTT_EFF, may be different from the RTT targeted value due to non-linearity of the termination. For RTT_EFF values and calculations, see the ON-DIE TERMINATION (ODT) description later in this DS.

The ODT feature is designed to improve signal integrity of the memory device by enabling the DDR3 SDRAM controller to independently turn ON/ OFF ODT for any or all devices in the end designs array. The ODT input control pin is used to determine when RTT is turned on (ODTLon) and off (ODTLoff), assuming ODT has been ENABLED via MR1[9,6,2].

Timings for ODT are detailed in the "ON-DIE Termination (ODT)" description later in this DS.

WRITE LEVELING

The WRITE LEVELING function is enabled by MR1[7], as shown in Figure 46, WRITE LEVELING is used (during initialization) to de-skew the DQSx strobe to clock offset as a result of fly-by topology designs. For better signal integrity, some end use designs of DDR3 devices adopted fly-by topology for the commands, addresses, control signals and clocks.


The fly-by topology benefits from a reduced number of stubs and their lengths, however, fly-by topology induces flight time skew between the clock and DQSx strobe (and DQx) at each SDRAM in the array. Controllers will have a difficult time maintaining 'DQSS, 'DSS and 'DSH specifications without supporting WRITE LEVELING in systems which use fly-by topology based designs. WRITE LEVELING timing and detailed operation information is provided in "WRITE LEVELING.



POSTED CAS ADDITIVE LATENCY (AL)

AL is supported to make the command and data bus efficient for sustainable bandwidths in DDR3 SRAMs. MR1[4,3] define the value of AL (see Figure 46). MR1[4,3] enables the user to program the DDR3 SDRAM with an AL=0, CL-1, or CL-2.


With this feature, the DDR3 SDRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank prior to [†]RCD(MIN). The only restriction is ACTIVATE to READ or WRITE + AL \geq [†]RCD(MIN) must be satisfied. Assuming [†]RCD(MIN) = CL, a typical application using this feature, sets AL=CL – 1[†]CK = [‡]RCD(MIN-1[†]CK. The READ or WRITE command is held for the time of the AL before it is released internally to the DDR3 SDRAM iMOD device. READ latency (RL) is controlled by the sum of the AL and CAS latency (CL), RL=AL+CL, WRITE latency (WL) is the sum of CAS WRITE latency and AL, WL=AL + CWL (see "MODE REGISTER 2 (MR2))". Examples of READ and WRITE latencies are shown in Figure 47 and Figure 49.





MODE REGISTER 2 (MR2)

The MODE REGISTER 2 (MR2) controls additional functions and features not available in the other mode registers. These additional functions are CAS WRITE latency (CWL), AUTO SELF REFRESH (ASR), SELF REFRESH TEMPERATURE (SRT) and DYNAMIC ODT (RTT_WR). These functions are controlled via the bits shown in Figure 48. The MR2 is programmed via the MRS command and will retain the stored information until it is programmed again or until the device loses power. Reprogramming the MR2 register will not alter the contents of the memory array, provided that the operation has been performed correctly. The MR2 register must be loaded when all banks are idle and no data bursts are in progress and the memory controller must wait for the specified time ¹MRD and ¹MOD before initiating a subsequent operation.






4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

CAS WRITE LATENCY (CWL)

CWL is defined by MR2[5:3] and is the delay, in clock cycles, from the releasing of the internal WRITE to the latching of the first data in. CWL must be correctly set to the corresponding operating clock frequency (see Figure 48). The overall WRITE LATENCY (WL) is equal to CWL + AL (see Figure 46).



AUTO SELF REFRESH (ASR)

Mode register MR2[6] is used to DISABLE/ENABLE the ASR function.

When ASR is DISABLED, the SELF REFRESH mode's REFRESH rate is assumed to be at the normal 85°C limit (commonly referred to as the 1X REFRESH rate). In the DISABLED mode, ASR requires the user to ensure the SDRAM never exceeds a Tc of 85°C while in SELF REFRESH unless the user enables the SRT feature listed below, supporting an elevated temp up to +95°C while in SELF REFRESH.

The standard SELF REFRESH current test specifies test conditions to normal case temperature (85°C) only, meaning if ASR is enabled, the standard SELF REFRESH current specification does not apply (see the "EXTENDED TEMPERATURE USAGE" description later in this DS).

SELF REFRESH TEMPERATURE (SRT)

Mode register MR2[7] is used to DISABLE/ENABLE the SRT function. When SRT is Disabled, the SELF REFRESH mode's refresh rate is assumed to be at the normal 85°C limit. In the DISABLED mode, SRT requires the user to ensure the SDRAM never exceeds the Tc limit of 85°C while in SELF REFRESH mode unless the user enables ASR.

When SRT is enabled, the SDRAM SELF REFRESH is changed internally from 1X to 2X, regardless of the case temperature (Tc). This enables the user to operate the SDRAM beyond the standard 85°C limit up to the

optional extended temperature range of +95°C while in SELF REFRESH mode. The standard SELF REFRESH current test specifies test conditions to normal case temperature (85°C) only, meaning if SRT is enabled, the standard SELF REFRESH current specifications do not apply.

SRT vs. ASR

If the normal case temperature limit of 85°C is not exceeded, then neither SRT nor ASR is required, and both can be DISABLED throughout operation. If the extended temperature option is used, the user is required to provide a 2X refresh rate during (manual) refresh for Extended temp devices or 3X refresh rate for Mil-temp devices. SRT and ASR should be enabled for automatic REFRESH services on all devices used in temperature environments \leq 95°C

SRT forces the SDRAM to switch the internal SELF REFRESH rate from 1X to 2X. SELF REFRESH is performed at 2X regardless of Tc.

ASR automatically switches the SDRAM's internal SELF REFRESH rate from 1X to 2X, however, while in SELF REFRESH mode, ASR enables the REFRESH rate automatically adjust between 1X and 2X REFRESH rate over the supported temperature range. One other disadvantage with ASR is the SDRAM cannot always switch from a 1X to a 2X refresh rate at an exact case Temperature of 85°C. Although the SDRAM will support data integrity when it switches from a 1X to 2X rate, it may switch at a lower temperature than 85°C.

Since only one mode is necessary at one instant in time, SRT and ASR cannot be simultaneously enabled.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

DYNAMIC ODT


The dynamic ODT (RTT_WR) feature is defined by MR2[10,9]. Dynamic ODT is enabled when a value is selected. This new DDR3 feature enables the ODT termination value to change without issuing an MRS command, essentially changing the ODT termination "on-the-fly".

With dynamic ODT (RTT_WR) when beginning a WRITE burst and subsequently switches back to ODT (RTT_WR) is enabled: ODTLCNW, ODTLCNW4, ODTLCNW* ODTH4, ODTH4, ODTH8 and ^tADC.

Dynamic ODT is only applicable during WRITE cycles, If ODT (RTT_NOM) is disabled, dynamic ODT (RTT_WR) is still permitted. RTT_NOM and RTT_WR can be used independent of one another. Dynamic ODT is not available during WRITE LEVELING mode, regardless of the state of ODT (RTT_NOM). For details on ODT operation, refer to the "On-Die-Termination (ODT)" section.

MODE REGISTER (MR3)

The mode register 3 (MR3) controls additional functions and features not available via MR0, MR1 or MR2. Currently defined as the MULTIPURPOSE REGIS-TER (MPR). This function is controlled via the bits shown in Figure 50. The MR3 is programmed via the LOAD MODE command and retains the stored information until it is programmed again or until the device loses power. Reprogramming the MR3 register will not alter the contents of the memory array, provided the programming of the MR3 has been performed correctly. The MR3 register must be loaded when all banks are idle and no data bursts are in progress and the memory controller must wait the specified time ¹MRD and ¹MOD before initiating a subsequent operation.





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

MULTIPURPOSE REGISTER (MPR)

The MULTIPURPOSE REGISTER function is used to output a predefined system timing calibration bit sequence. Bit 2 is the master bit that enables or disables access to the MPR register and bits 1 and 0 determine which mode the MPR is placed in. The basic concept of the multipurpose register is shown in Figure 51.

If MR3[2] is a "0", then the MPR access is disabled and the SDRAM operates in normal mode. However, if MR3[2] is a "1", then SDRAM no longer outputs normal read data but outputs MPR data as defined by MR3[0,1]. If MR3[0,1] is equal to "00", then a predefined read pattern for system calibration is selected.

To enable the MPR, the MRS command is issued to MR3 and MR3[2]=1 (see Table 66). Prior to issuing the MRS command, all banks must be in the idle state (all banks are precharged, and ¹RP is met). When the MPR is enabled, any subsequent READ or RDAP commands are redirected to the multipurpose register. The resulting operation when either a READ or a RDAP command is issued is defined by MR3[1:0]when MPR is enabled (see Table 67). When the MPR is enabled, only READ or RDAP commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3[2]=0). POWER-DOWN, SELF REFRESH and any other NON READ or RDAP command is not allowed. The RESET function is supported during MPR enable mode.






TABLE 66: BURST ORDER							
MR3[2] MPR	MR3[1:0] MPR READ Function	Function					
0	"Don't Care"	Normal Operation, no MPR transaction. All subsequent READs come from					
		the SDRAM memory array. All subsequent WRITEs go to the SDRAM					
		memory array.					
1	A[1:0] (See Table 66)	Enable MPR mode, subsequent READ/RDAP commands defined by bits 1					
		and 2.					

MPR FUNCTIONAL DESCRIPTION

The MPR JEDEC definition allows for either a prime DQ0 for lower byte and DQ8 for the upper byte of each of the (4) words contained in the LDI iMOD, to output the MPR data with the remaining DQs driven LOW, or for all DQs to output the MPR data. The MPR readout supports fixed READ burst and READ burst chop (MRS and OTF via A12/BC#) with regular READ latencies and AC timings applicable. This providing the DLL is locked as required.

MPR addressing for a valid MPR READ is as follows:

- A[1:0] must be set to "00" as the burst order is fixed per nibble
 - A2 selects the burst order
 - BL8, A2 is set to "0", and the burst order is fixed to 0,1,2,3,4,5,6,7
 - For burst chop 4 cases, the burst order is switched on the nibble base and:
 - A2=0: burst order =0,1,2,3
 - A2=1: burst order =4,5,6,7
- Burst order bit 0 (the first bit) is assigned to LSB, and burst order bit 7 (the last bit) is assigned to MSB
- A[9:3] are a "Don't Care"
- A10 is a "Don't Care"
- A11 is a "Don't Care"
- A12: Selects burst chop mode on-the-fly, if enabled within MR0
- A13 is a "Don't Care"
- BA[2:0] are a "Don't Care"



MPR REGISTER ADDRESS DEFINITIONS and BURSTING ORDER

The MPR currently supports a single data format. This data format is a predefined READ pattern for system calibration. The predefined pattern is always a repeating 0-1 bit pattern.


Examples of the different type of predefined READ pattern bursts are shown in Figures 52, 53, and 54.

TABLE 67: BURST ORDER								
MR3[2]	MR3[1:0]	Function	Burst Length	Read A[2:0]	Burst Order and Data Pattern			
1	00	READ predefined pattern for	BL8	000	Burst Order: 0,1,2,3,4,5,6,7			
		system calibration			Predefined pattern: 0,1,0,1,0,1,0,1			
			BC4	000	Burst Order: 0,1,2,3			
					Predefined pattern: 0,1,0,1			
			BC4	100	Burst Order: 4,5,6,7			
					Predefined pattern: 0,1,0,1			
1	01	RFU	n/a	n/a	n/a			
			n/a	n/a	n/a			
			n/a	n/a	n/a			
1	10	RFU	n/a	n/a	n/a			
			n/a	n/a	n/a			
			n/a	n/a	n/a			
1	11	RFU	n/a	n/a	n/a			
			n/a	n/a	n/a			
			n/a	n/a	n/a			



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)


Figure 52 - MPR System Read Calibration with BL8: Fixed Burst Order Single Readout





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

Figure 53 - MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout





Memory controller must drive 0 on A[2:0] READ with BL8 either by MRS or OTF.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

Figure 54 - MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble






LOGIC Devices Incorporated



Figure 55 - MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble





MPR READ PREDEFINED PATTERN

The predetermined READ calibration pattern is a fixed pattern of 0,1,0,1,0,1,0,1. The following is an example of using the READ out predetermined READ calibration pattern. The example is to perform multiple READS from the MULTIPURPOSE REGISTER (MPR) in order to do system level READ timing calibration based on the predetermined and standardized pattern.

The following protocol outlines the steps used to perform the READ calibration:

Precharge all banks

- After ^tRP is satisfied, set MRS, MR3[2] = 1 and MR3[1:0]=00. This redirects all subsequent READs and Loads the predefined pattern into the MPR. As soon as ^tMRD and ^tMOD are satisfied, the MPR is available.
- Data WRITE operations are not allowed until the MPR returns to the normal SDRAM state
- Issue a READ with burst order information (all other address pins are "Don't Care"):
 - A[1:0] = 00 (data burst order is fixed starting at nibble)
 - A2 = 0 (for BL8, burst order is fixed as 0,1,2,3,4,5,6,7)
 - A12 = 1 (use BL8)
- After RL = AL + CL, the SDRAM bursts out the predefined READ calibration pattern (0,1,0,1,0,1,0,1)
- The memory controller repeats the calibration READs until READ data capture at the memory controller is optimized

After the last MPR READ burst and after ^tMPRR has been satisfied, issue MRS, MR3[2] = 0 and MR3[1:0] = "Don't Care" to the normal SDRAM state. All subsequent READ and WRITE accesses will be regular READS and WRITES from/to the SDRAM array
 When ^tMRD and ^tMOD are satisfied from the last MRS, the regular SDRAM commands (such as ACTIVATE a Memory bank for regular READ or WRITE access) are permitted

MODE REGISTER SET (MRS)

The mode registers are loaded via inputs BA[2:0], A[13:0]. BA[2:0] determines which mode register is programmed:

- BA2 = 0, BA1 = 0, BA0 = 0 for MR0
- BA2 = 0, BA1 = 0, BA0 = 1 for MR1
- BA2 = 0, BA1 = 1, BA0 = 0 for MR2
- BA2 = 0, BA1 = 1, BA0 = 1 for MR3

The MRS command can only be issued (or reissued) when all banks are idle and in the precharged state (^tRP is satisfied and no data bursts are in progress). The controller must wait the specified time ^tMRD before initiating a subsequent operation such as an ACTIVATE command. There is also a restriction after issuing an MRS command with regard to when the updated functions become available. This parameter is specified by ^tMOD. Both ^tMRD and ^tMOD parameters are shown in Figure 42 and 43. Violating either of these requirements will result in unspecified operation.

ZQ CALIBRATION

The ZQ CALIBRATION command is used to calibrate the SDRAM output drivers (RON) and ODT values (RTT) over process, voltage, and temperature, provided a dedicated $240\Omega (\pm 1\%)$ external resistor is connected from the SDRAM's ZQ ball to VssQ.

DDR3 SDRAMs need a longer time to calibrate RON and ODT at power up INITIALIZATION and SELF REFRESH exit and a relatively shorter time to perform periodic calibrations. DDR3 SDRAM defines two ZQ CALIBRATION commands: ZQ CALIBRATION LONG (ZQCL) and ZQ CALIBRATION SHORT (ZQCS). An example of ZQ CALIBRATION timing is shown in Figure 56.


All banks must be PRECHARGED and ^tRP must be met before ZQCL or ZQCS commands can be issued to the SDRAM. No other activities (other than another ZQCL or ZQCS command may be issued to the SDRAM) can be performed on the SDRAM array by the controller for the duration of ^tZQINIT or ^tZQOPER. The quiet time on the SDRAM array helps accurately calibrate RON and ODT. After SDRAM calibration is achieved, the SDRAM should disable the ZQ ball's current consumption path to reduce overall power usage.

ZQ CALIBRATION commands can be issued in parallel to DLL RESET and locking time. Upon SELF REFRESH exit, an explicit ZQCL is required if ZQ CALI-BRATION is desired.

In dual rank system designs that share the ZQ resistor between devices, the controller must not allow overlap of ^tZQINT, ^tZQOPER or ^tZQCS between ranks.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)



ACTIVATE

Before any READ or WRITE commands can be issued to a bank within the SDRAM, a ROW in that bank must be opened (ACTIVATED). This is accomplished via the ACTIVATE command, which selects both the BANK and the ROW to be ACTIVATED.

After a ROW is opened with an ACTIVATE command, a READ or WRITE command may be issued to that ROW, subject to the ^tRCD specification. However, if the additive latency is programmed correctly, a READ or WRITE command may be issued prior to ^tRCD (MIN). In this operation, the SDRAM enables a READ or WRITE command for that bank, but prior to ^tRCD (MIN) (see "POSTED CAS ADDITIVE LATENCY (AL)). ^tRCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVATE command on which the READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles.


When at least one bank is open, any READ-to-READ command delay or WRITE-to-WRITE command delay is restricted to ^tCCD (MIN).


A subsequent ACTIVATE command to a different ROW in the same BANK can only be issued after the previous ACTIVE ROW has been closed (PRE-CHARGED). The minimum time interval between successive ACTIVATE commands to the same BANK is defined by ^tRC.

A subsequent ACTIVATE command to another BANK can be issued while the first BANK is being accessed, which results in a reduction of total ROW-ACCESS overhead. The minimum time interval between successive ACTIVATE commands may be issued in a given [†]FAW (MIN) period, and the [†]RRD (MIN) restriction still applies. The [†]FAW (MIN) parameter applies, regardless of the number of BANKS already opened or closed.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)








READ

READ bursts are initiated with a READ command. The starting COLUMN and BANK addresses are provided with the READ command and AUTO PRE-CHARGE is either enabled or disabled for that burst access. If AUTO PRECHARGE is enabled, the ROW being accessed is automatically PRECHARGED at the completion of the burst sequence. If AUTO PRECHARGE is disabled, the ROW will be left open after the completion of the burst.

During READ bursts, the valid data out element from the starting column address is available at READ LATENCY (RL) clocks later. RL is defined as the sum of POSTED CAS ADDITIVE LATENCY (AL) and CAS LATENCY (CL) (RL = AL + CL). The value of AL and CL is programmable in the mode register via the MRS command. Each subsequent data-out element will be valid nominally at the next positive or negative clock edge (that is, at the next crossing of CK and CK). Figure 59 shows an example of RL based on a CL setting of 8 as well as AL=0.



L[U]DQSx, L[U]DQSx\ is driven by the SDRAM along with the output data. The initial LOW state on L[U]DQSx and HIGH state on L[U]DQSx\, is known as the READ preamble (^IRPRE). The LOW state on DQSx and the HIGH state on L[U]DQSx\, coincident with the last data-out element, is known as the READ postamble (^IRPST). Upon completion of a burst, assuming no other commands have been initiated, the DQ will go HIGH-Z. A detailed explanation of ^IDQSQ (valid data-out skew), ¹QH (data-out window hold), and the valid data window are depicted in Figure 71. A detailed explanation of ^IDQSCK (DQS transition skew to CK) is also depicted in Figure 71.

Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued ^tCCD cycles after the first READ command. This is shown for BL8 in Figure 60. If BC4 is enabled, ^tCCD must still be met which will cause a gap in the data output, as shown in Figure 61. Nonconsecutive READ data is reflected in Figure 62. DDR3 SDRAMs do not allow interrupting or truncating any READ burst.


Data from any READ burst must be completed before a subsequent WRITE burst is allowed. An example of a READ burst followed by a WRITE burst for BL8 is shown in Figure 63. To ensure the READ data is completed before the WRITE data is on the bus, the minimum READ-to-WRITE timing is RL + $^{t}CCD - WL + 2^{t}CK$.

A READ burst may be followed by a PRECHARGE command to the same bank provided AUTO PRECHARGE is not ACTIVATED. The minimum READ-to-PRECHARGE command spacing to the same bank is four clocks and must also satisfy a minimum analog time from the READ command. This time is called ^IRTP (READ-to-PRECHARGE). ^IRTP starts AL cycles later than the READ command. Examples for BL8 are shown in Figure 65 and BC4 in Figure 66. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until ^IRP is met. The PRECHARGE command followed by another PRECHARGE command to the same bank is allowed. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

If A10 is HIGH when a READ command is issued, the READ with AUTO PRECHARGE function is engaged. The SDRAM starts an AUTO PRE-CHARGE operation on the rising edge which is AL + ^tRTP cycles after the READ command. DDR3 SDRAMs support a ^tRAS lockout feature (see Figure 68). If ^tRAS (MIN) is not satisfied at the edge, the starting point of the AUTO PRECHARGE operation will be delayed until ^tRAS (MIN) is satisfied. In case the internal PRECHARGE operation is pushed out by ^tRTP, ^tRP starts at the point at which the internal PRECHARGE happens. The time from READ with AUTO PRECHARGE to the next ACTIVATE command the same bank is AL + (^tRTP + ^tRP)^{*}, where "*" means rounded up to the next integer. In any event, internal RECHARGE does not start earlier than four clocks after the last 8n-bit prefetch.



Figure 60 - Consecutive READ Bursts (BL8)




BL8, RL = 5 (CL = 5, AL = 0).

4








- 4 DO n (or b) = data-out from columnn (or column b).
- BC4, RL = 5 (CL = 5, AL = 0).



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)







<u>ь</u>


Seven subsequent elements of data-out appear in the programmed order following DOb

4



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)


Figure 63 - READ (BL8) to WRITE (BL8)





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)


Figure 64 - READ (BC4) to WRITE (BC4) OTF





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

Figure 65 - READ to PRECHARGE (BL8)




- DO n = data-out from column, DIb = data-in for column b
- BL8, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).

4 ω



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)


Figure 66 - READ to PRECHARGE (BC4)






4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

Figure 67 - READ to PRECHARGE (AL = 5, CL = 6)











4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

READ


A DQSx to DQ output timing is shown in Figure 69. The DQ transitions between valid data outputs must be within ^tDQSQ of the crossing point of L[U]DQSx, L[U]DQSx\. DQS must also maintain a minimum HIGH and LOW time of ^tQSH and ^tQSL. Prior to the READ preamble, the DQ balls will either be floating or terminated depending on the status of the ODT signal.

Figure 70 shows the strobe-to-clock timing during a READ. The crossing point DQSx, DQSx\ must transition with ± tDQSCK of the clock crossing point. The data out has no timing relationship to clock, only to DQS, as shown in Figure 70.

Figure 70 also shows the READ preamble and postamble. Normally, both DQSx and DQSx\ are HIGH-Z to save power (VccQ). Prior to data output from the SDRAM, DQSx is driven LOW and DQSx\ driven HIGH for ^tRPRE. This is known as the READ preamble.

The READ postamble, ^tRPST, is one half clock from the last L[U]DQSx, L[U]DQSx transition. During the READ postamble, L[U]DQSx is driven LOW and L[U] DQSx driven HIGH. When complete, the DQ will either be disabled or will continue terminating depending on the state of the ODT signal. Figure 75 demonstrates how to measure ^tRPST.







4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)


OUTPUT TIMING

¹HZ and ¹LZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving ¹HZ (DQS) and ¹HZ (DQ) or begins driving ¹LZ (DQS). ¹LZ (DQ), Figure 71 shows a method to calculate the point when the device is not longer driving ¹HZ (DQS) and ¹HZ (DQ) or begins driving ¹LZ (DQS), ¹LZ (DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters ¹LZ (DQS), ¹LZ (DQ), ¹HZ (DQS) and ¹HZ (DQ) are defined as single-ended.




4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

Figure 70 - Data Strobe Timing – READs












4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)






121









4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

WRITE

WRITE bursts are initiated with a WRITE command. The starting COLUMN and BANK addresses are provided with the WRITE command, and AUTO PRE-CHARGE is selected, the ROW being accessed will be PRECHARGED at the end of WRITE burst. If AUTO PRECHARGE is not selected, the ROW will remain open for subsequent accesses. After a WRITE command has been issued, the WRITE burst may not be interrupted. For the generic WRITE commands used in Figure 76 though Figure 84, AUTO PRECHARGE is disabled.

During WRITE bursts, the first valid data-in element is registered on a rising edge of DQSx following the WRITE LATENCY (WL) clocks later and subsequent data elements will be registered on successive edges of DQSx. WRITE LATENCY (WL) is defined as the sum of POSTED CAS ADDITIVE LATENCY (AL) and CAS WRITE LATENCY (CWL): WL = AL + CWL. The values of AL and CWL are programmed in the MR- and MR2 registers, respectively. Prior to the first valid DQSx edge, a full cycle is needed (including a dummy crossover of DQSx, DQSx) and specified as the WRITE preamble shown in Figure 76. The half cycle on DQSx following the last data-in element is known as the WRITE postamble.

The time between the WRITE command and the first valid edge of DQSx is WL clocks ± ^tDQSS. Figure 77 through Figure 84 show the nominal case where ^tDQSS = 0ns; however, Figure 76 includes ^tDQSS (MIN) and ^tDQSS (MAX) cases.

Data may be masked from completing a WRITE using data mask. The mask occurs on the DM ball aligned to the WRITE data. If DM is LOW, the WRITE completes normally. If DM is HIGH, that bit of data is masked.

Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain HIGH-Z and any additional input data will be ignored.


Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide a continuous flow of input data. The new WRITE command can be ^tCCD clocks following the previous WRITE command. The first data element from the new burst is applied after the last element of a completed burst. Figures 77 and 78 show concatenated bursts. An example of nonconsecutive WRITES is shown in Figure 79.

Data for any WRITE burst may be followed by a subsequent READ command after ^tWTR has been met (see Figures 80, 81 and 82).


Data for any WRITE burst may be followed by a subsequent PRECHARGE command providing ^tWR has been met, as shown in Figure 83 and Figure 84.


Both ^tWTR and ^tWR starting time may vary depending on the mode register settings (fixed BC4, BL8 vs. OTF).























4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)


FIGURE 81 - WRITE TO READ (BC4 MODE REGISTER SETTING)







- ^tWTR controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T7.
- The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0 and the READ command at Ta0.
- The fixed BC4 setting is activate
 DI n = data-in for column n.
 BC4 (fixed), WL = 5 (AL = 0, CW
- BC4 (fixed), WL = 5 (AL = 0, CWL = 5), RL = 5 (AL = 0, CL = 5).














4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)



DQ INPUT TIMING


Figure 76 shows the strobe to clock timing during a WRITE. DQSx, DQSx\ must transition within 0.25tCK of the clock transitions as limited by tDQSS. All data and data mask setup and hold timings are measured relative to the DQSx, DQSx\ crossings, not the clock crossing.

The WRITE preamble and postamble are also shown. One clock prior to data input to the SDRAM, DQSx must be HIGH and DQSx\must be LOW. Then for a half clock, DQSx is driven LOW (DQSx\ is driven HIGH) during the WRITE preamble. ^{tWPRE}, likewise, DQSx must be kept LOW by the

memory controller after the last data is written to the SDRAM during the WRITE postamble,^tWPST.

Data setup and hold times are shown in Figure 86. All setup and hold times are measured from the crossing points of DQSx and DQSx\. These setup and hold values pertain to data input and data mask input.

Additionally, the half period of the data input strobe is specified by <code>tDQSH</code> and <code>tDQSL</code>.





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

PRECHARGE

Input A10 determines whether one bank or all banks are to be PRECHARGED and in the case where only one bank is to be precharged, inputs BA[2:0] select the array BANK.

When all banks are to be PRECHARGED, inputs BA[2:0] are treated as "Don't Care". After a bank is PRECHARGED, it is in the IDLE State and must be ACTIVATED prior to any READ or WRITE commands being issued.

SELF REFRESH

The SELF REFRESH command is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disabled upon entering SELF REFRESH and is automatically enabled and reset upon exiting SELF REFRESH. All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during SELF REFRESH mode operation. VREFDQ may float or not drive VccQ/2 while in the SELF REFRESH mode under certain conditions:

- Vss<VREFDQ<Vcc is maintained
- VREFDQ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid
- All other SELF REFRESH mode exit timing requirements are met


The SDRAM must be idle with all BANKS in the PRECHARGE state (¹RP is satisfied and no bursts are in progress) before a SELF REFRESH entry command can be issued. ODT must also be turned off before SELF REFRESH entry by registering the ODT ball LOW prior to the SELF REFRESH entry command (see "On-Die Termination (ODT) for timing requirements). If RTT_NOM and RTT_WR are disabled in the mode registers, ODT can be a "Don't Care". After the SELF REFRESH entry command is registered, CKE must be held LOW to keep the SDRAM in SELF REFRESH mode.

After the SDRAM has entered SELF REFRESH mode, all external control signals, except CKE and RESET\, become "Don't Care". The SDRAM initiates a minimum of one REFRESH command internally within the ^tCKE period when it enters SELF REFRESH mode.

The requirements for entering and exiting SELF REFRESH mode depend on the state of the clock during SELF REFRESH mode. First and foremost, the clock must be stable (meeting ^tCK specifications) when SELF REFRESH mode is entered. If the clock remains stable and the frequency in not altered while in SELF REFRESH mode, then the SDRAM is allowed to exit SELF REFRESH after ^tCKESR is satisfied (CKE is allowed to transition HIGH ^tCKESR later than when CKE was registered LOW). Since the clock remains stable in SELF REFRESH mode (no frequency change), ^tCKSRE and ^tCKSRX are not required. However, if the clock is altered during SELF REFRESH mode, then ^tCKSRE and ^tCKSRE must be satisfied when entering SELF REFRESH, ^tCKSRE must be satisfied prior to registering CKE HIGH.

When CKE is HIGH during SELF REFRESH exit, NOP or DES must be issued for ¹XS time. ¹XS is required for the completion of any internal REFRESH that is already in progress and must be satisfied before a valid command not requiring a locked DLL can be issued to the device. ¹XS is also the earliest time that a SELF REFRESH re-entry may occur (see Figure 87). Before a command requiring a locked DLL can be applied, a ZQCL command must be issued. ¹ZQOPER timing must be met and ¹XSDLL must be satisfied. ODT must be off during ¹XSDLL.







4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

EXTENDED TEMPERATURE USAGE

LOGIC Devices, Inc iMOD DDR3 SDRAM module supports the optional extended temperature range up to \leq 95°C while supporting SELF REFRESH/AUTO REFRESH and support Tc temperatures >95°C \leq 125°C with MANUAL REFRESH only. When using SELF REFRESH/AUTO REFRESH and the case temperature is >85°C, SRT and ASR options must be used.

The extended range temperature range SDRAM must be REFRESHED externally at 2X anytime the case temperature is >85°C. The external REFRESHING requirement is accomplished by reducing the REFRESH PERIOD from 64ms to 32ms. SELF REFRESH mode requires the use of ASR or SRT to support the extended temperature.

TABLE 68:	SELF REF	RESH TEMPERATURE AND AUTO SELF REFRESH DESCRIPTION				
Field	MR2 Bits	Description				
Self Refresh T	Self Refresh Temperature (SRT)					
SRT	7	If ASR is disabled (MR2[6]=0), SRT must be programmed to indicate ^t OPER during SELF REFRESH; * MR2[7] = 0: Normal operating temperature range (0°C to ≤ 85 °C) * MR2[7] = 1: Extended operating temperature range (>85°C to ≤ 105 °C)				
Auto Self Refr	resh (ASR)	If ASR is enabled (MR2[7]=1), SRT must be set to 0, even if the extended temperature range is supported. *MR2[7]=0: SRT is disabled.				
ASR	6	When ASR is enabled, the SDRAM automatically provides SELF REFRESH power management functions, (refresh rate for all supported operating temperature values) *MR2[6]=1: ASR is enabled (M7 must = 0)				
		When ASR is not enabled, the SRT bit must be programmed to indicate ^t OPER during SELF REFRESH operation. *MR2[6]=0: ASR is disabled, must use manual SELF REFRESH (SRT)				

TABLE 69:	TABLE 69: SELF REFRESH MODE SUMMARY							
MR2[6]	MR2[7]		Permitted Operating Temperature					
(ASR)	(SRT)	SELF REFRESH Operation	Range for Self Refresh Mode					
0	0	SELF REFRESH Mode is supported in the normal temperature range.	Normal (0°C to 85°C)					
0	1	SELF REFRESH Mode is supported in normal and extended (\leq 95°C MAX)	Normal and extended (0°C to 95°C)					
		temperature ranges; When SRT is enabled, it increases self refresh power						
		consumption.						
1	0	Self refresh mode is supported in normal and extended temperature ranges;	Normal and extended (0°C to 95°C)					
		Self refresh power consumption may be temperature-dependent.						
1	1	Illegal.						

POWER-DOWN MODE

Power-down is synchronously entered when CKE is registered LOW coincident with a NOP or DES command. CKE is not allowed to go LOW while either an MRS, MPR, ZQCAL, READ or WRITE operation is in progress. CKE is allowed to go LOW while any of the other legal operations are in progress. However, the POWER-DOWN lcc specifications are not applicable until such operations have been completed. Depending on the previous SDRAM state and the command issued prior to CKE going LOW, certain timing constraints must be satisfied (as noted in Table 70). Timing diagrams detailing the different POWER-DOWN mode entry and exits are shown in Figure 88 through Figure 97.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 70: COMMAND TO POWER-DOWN ENTRY PARAMETERS							
SDRAM Status	Last Command prior to CKE Low ¹	Parameter (MIN)	Parameter Value	Figure			
Idle or Active	ACTIVATE	^t ACTPDEN	1 ^t CK	Figure 95			
Idle or Active	PRECHARGE	^t PRPDEN	1 ^t CK	Figure 96			
Active	READ or READAP	^t RDPDEN	$RL = 4^{t}CK + 1^{t}CK$	Figure 91			
Active	WRITE: BL8OTF, BL8MRS, BC4OTF	^t WRPDEN	WL + 4 ^t CK + ^t WR/ ^t CK	Figure 92			
Active	WRITE: BC4MRS		WL + 2 ^t CK + ^t WR/ ^t CK	Figure 92			
Active	WRITEAP: BL8OTF, BL8MRS, BC4OTF	^t WRAPDEN	WL + 4 ^t CK + WR + 1 ^t CK	Figure 93			
Active	WRITEAP: BC4MRS		WL + 2 ^t CK + WR + 1 ^t CK	Figure 93			
Idle	REFRESH	^t REFPDEN	1 ^t CK	Figure 94			
POWER-DOWN	REFRESH	^t XPDLL	Greater of 10 ^t CK or 24ns	Figure 98			
Idle	MODE REGISTER SET	^t MRSPDEN	tMOD	Figure 97			

Entering POWER-DOWN mode disables the input and output buffers, excluding CK, CK\, ODT, CKE and RESET\. NOP or DES commands are required until ^tCPDED has been satisfied, at which time all specified input/output buffers will be disabled. The DLL should be in a locked state when POWER-DOWN is entered for the fastest mode timing. If the DLL is not locked during the POWER-DOWN entry, the DLL must be reset after exiting POWER-DOWN for proper READ operation as well as synchronous ODT operation.

During POWER-DOWN entry, if any bank remains open after all in-progress commands are complete, the SDRAM will be in ACTIVE POWER-DOWN. If all banks are closed after all in-progress commands are complete, the SDRAM will be in PRECHARGE POWER-DOWN mode or fast EXIT mode. When entering PRECHARGE POWER-DOWN, the DLL is turned off in slow exit mode or kept on in fast EXIT mode.


The DLL remains on when entering ACTIVE POWER-DOWN as well. ODT has special timing constraints when slow EXIT mode, PRECHARGE POWER-DOWN is enabled and entered. Refer to "Asynchronous ODT Mode" for detailed ODT usage requirements in slow EXIT mode PRECHARGE POWER-DOWN. A summary of the two POWER-DOWN modes is listed in Table 71.


While in either POWER-DOWN state, CKE is held LOW, RESET\ is held HIGH, and a stable clock signal must be maintained. ODT must be in a valid state but all other input signals are a "Don't Care". If RESET\ goes LOW during POWER-DOWN, the SDRAM will switch out of POWER-DOWN and go into the RESET state. After CKE is registered LOW, CKE must remain LOW until ¹PD (MIN) has been satisfied. The maximum time allowed for POWER-DOWN duration is ¹PD (MAX) (9 x tREFI).

The POWER-DOWN states are synchronously exited when CKE is registered HIGH (with a required NOP or DES command). CKE must be maintained HIGH until ¹CKE has been satisfied. A valid, executable command may be applied after POWER-DOWN EXIT LATENCY, ¹XP, ¹XPDLL have been satisfied. A summary of the POWER-DOWN modes is listed in Table 71.


TABLE 71: POWER-DOWN MODES							
SDRAM State	MR1[12]	DLL State	POWER-DOWN exit	Relevant Parameters			
ACTIVE (any bank open)	"Don't Care"	ON	FAST	^t XP to any other valid COMMAND			
	1	ON	FAST	^t XP to any other valid COMMAND			
PRECHARGE (all banks PRECHARGED)	0	OFF	SLOW	^t XDLL to COMMANDS that require the DLL to be locked (READ, RDAP, ODT ON). ^t XP to any other valid COMMAND.			










































4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)



RESET

The RESET signal (RESET) is an asynchronous signal that triggers any time it drops LOW and there are no restrictions about when it can go LOW. After RESET\ is driven LOW, it must remain LOW for 100ns. During this time, the outputs are disabled, ODT (RTT) turns off (HIGH-Z) and the DDR3 SDRAM resets itself. CKE should be brought LOW prior to RESET\ being driven HIGH. After RESET\ goes HIGH, the SDRAM must be re-initialized as though a normal power up were executed (see Figure 99). All refresh counters on the SDRAM are RESET and data stored in the SDRAM is assumed unknown after RESET\ has been driven LOW.







4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

ON-DIE TERMINATION (ODT)

ODT is a feature that enables the SDRAM to enable/disable on-die termination resistance for each DQ, LDQSx, LDQSx\, UDQSx, UDQSx\ LDMx and UDMx for the four words contained in LDI's DDR3 iMOD.

The ODT feature is designed to improve signal integrity of the memory array/ sub-system by enabling the DDR3 memory controller to independently turn on or off the SDRAMS internal termination resistance for any grouping of SDRAM devices. The ODT feature is not supported during DLL disable mode. A simple functional representation of the SDRAM ODT feature is shown in Figure 100. The switch is enabled by the internal ODT control logic, which uses the external ODT ball and other control information.

FUNCTIONAL REPRESENTATION OF ODT

The value of RTT (ODT termination value) is determined by the settings of several mode register bits (see Table 75). The ODT ball is ignored while in SELF REFRESH mode (must be turned off prior to SELF REFRESH entry) or if mode registers MR1 and MR2 are programmed to disable ODT. ODT is comprised of nominal ODT and dynamic ODT modes and either of these can function in synchronous or asynchronous modes (when the DLL is off during PRECHARGE POWER-DOWN or when the DLL is synchronizing). Nominal ODT is the base termination and is used in any allowable ODT state. Dynamic ODT is applied only during WRITEs and provides OTF switching from no RTT_NOM to RTT_WR.

The actual effective termination, RTT_EFF may be different from the RTT targeted due to nonlinearity of the termination. For RTT_EFF values and calculations, see "ODT Characteristics".

FIGURE 100 - ON-DIE TERMINATION				
To other circuitry such as RCV, 				

NOMINAL ODT

ODT (NOM) is the base termination resistance for each applicable ball, enabled or disabled via MR1[9,6,2] (see Figure 46), and it is turned on or off via the ODT ball.

TABLE 72: PO	WER-DOWN MODE	S		
MR1[9,6,2]	ODT Pin	SDRAM Termination State	SDRAM State	Notes
000	0	RTT_NOM disabled, ODT OFF	Any valid	1,2
000	1	RTT_NOM disabled, ODT ON	Any valid except SELF REFRESH, READ	1,3
000-101	0	RTT_NOM enabled, ODT OFF	Any valid	1,2
000-101	1	RTT_NOM enabled, ODT ON	Any valid except SELF REFRESH, READ	1,3
110 and 111	Х	RTT_NOM reserved, ODT ON or OFF	Illegal	

NOTES:

- 1. Assumes dynamic ODT is disabled.
- 2. ODT is enabled and active during most WRITES for proper termination, but it is not illegal to have it off during WRITES.
- ODT must be disabled during READs. The RTT_NOM value is restricted during WRITES. Dynamic ODT is applicable if enabled.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

NOMINAL ODT

Nominal ODT resistance RTT_NOM is defined by MR1[9,6,2], as shown in Figure 46. The RTT_NOM termination value applies to the output pins previously mentioned. DDR3 SDRAM iMODs support multiple RTT_NOM values based on RZQ/n where n can be 2,4,6,8 or 12 and RZQ is 2400±1%. RTT_NOM termination is allowed any time after the SDRAM is initialized, calibrated and not performing READ accesses or when it is not in SELF REFRESH mode.

WRITE access uses RTT_NOM id dynamic ODT (RTT_WR) is disabled. If RTT_NOM is used during WRITEs, only RZQ/2, RZQ/4 and RZQ/6 are allowed (see Table 71). ODT timings are summarized in Table 73, as well as, listed in Table 50.

Examples of nominal ODT timing are shown in conjunction with the synchronous mode of operation in "Synchronous ODT Mode".

TABLE 73: ODT PARAMETER								
				Definition for				
Symbol	Description	Begins at	Defined to	All DDR3 bins	Units			
ODTL ON	ODT synchronous turn on delay	ODT registered HIGH	RTT_ON ± ^t AON	CWL + AL - 2	^t CK			
ODTL OFF	ODT synchronous turn off delay	ODT registered HIGH	RTT_ON ± ^t AOF	CWL + AL - 2	^t CK			
^t AONPD	ODT asynchronous on delay	ODT registered HIGH	RTT_ON	1-9	ns			
^t AOFFPD	ODT asynchronous on delay	ODT registered HIGH	RTT_OFF	1-9	ns			
ODTH4	ODT minimum HIGH time after ODT assertion	ODT registered HIGH or WRITE	ODT registered LOW	4 ^T cK	^t CK			
	or WRITE (BC4)	registration with ODT HIGH						
ODTH8	ODT minimum HIGH time after WRITE (BL8)	WRITE registration with ODT HIGH	ODT registered LOW	6 ^T cK	^t CK			
^t AON	ODT turn-on relative to ODTL on completion	Completion of ODTL on	RTT_ON	See Table 50	ps			
^t AOF	ODT turn-off relative to ODTL off completion	Completion of ODTL off	RTT_OFF	$0.5^{T}cK \pm 0.2^{T}cK$	^t CK			

DYNAMIC ODT

In certain applications, to further enhance signal integrity on the data bus, it is desirable that the termination strength, be changed without issuing an MRS command, essentially changing the ODT termination resistance on-the-fly. With dynamic ODT (RTT_WR) enabled, the SDRAM switches from nominal ODT (RTT_NOM) to dynamic ODT when beginning a WRITE burst and subsequently switches back to nominal ODT at the completion of the WRITE burst sequence. This requirement and the supporting DYNAMIC ODT feature of the DDR3 SDRAM makes it feasible and is described in further detail below:

DYNAMIC ODT FUNCTIONAL DESCRIPTION:

The dynamic ODT mode is enabled if either MR2[9] or mR2[10] is set to "1". Dynamic ODT is not supported during DLL disable mode, so RTT_WR must be disabled. The dynamic ODT function is described, as follows:

- Two RTT values are available RTT_NOM and RTT_WR:
 - The value of RTT NOM is preselected via MR1[9,6,2]
 - The value for RTT_WR is preselected via MR2[10,9]
- During SDRAM operations without READ or WRITE commands, the termination is controlled as follows:
 - Termination ON/OFF timing is controlled via the ODT ball and LATENCIES ODTI on and ODTL off
 - Nominal termination strength RTT_NOM is used

• When a WRITE command (WR, WRAP, WRS4, WRS8, WRAPS4, WRAPS8) is registered and if dynamic ODT is enabled, the ODT termination is controlled as follows:

- A latency of ODTLCNW after the WRITE command: termination strength RTT_NOM switches to RTT_WR
- A Latency of ODTLCWN8 (for BL8, fixed or OTF) or ODTLCWN4 (for BC4, fixed or OTF) after the WRITE command: termination strength RTT WR switches back to RTT NOM
- ON/OFF termination timing is controlled via the ODT ball and determined by ODTL on, ODTL off, ODTH4 and ODTH8.
- During the ^tADC transition window, the value of RTT is undefined

ODT is constrained during WRITEs and when dynamic ODT is enabled (see Table 74).



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

TABLE 74	TABLE 74: DYNAMIC ODT SPECIFIC PARAMETERS							
	Definiti							
Symbol	Description	Begins at	Defined to	All DDR3 bins	Units			
	Change from RTT_NOM to RTT_WR	WRITE registration	RTT switched from RTT_NOM to RTT_WR	WL - 2	^t CK			
	Change from RTT_WR to RTT_NOM (BC4)	WRITE registration	RTT switched from RTT_WR to RTT_NOM	4 ^t CK + ODTL OFF	^t CK			
	Change from RTT_WR to RTT_NOM (BL8)	WRITE registration	RTT switched from RTT_WR to RTT_NOM	6 ^t CK + ODTL OFF	^t CK			
^t ADC	RTT change skew		RTT trans complete	0.5 ^t CK ± 0.2 ^t CK	^t CK			


TABLE 7	TABLE 75: MODE REGISTERS FOR RTT_NOM						
M	R1(RTT_NO	M)					
M9	M6	M2	RTT_NOM (RZQ)	RTT_NOM(Ohms)	RTT_NOM Mode Restriction		
0	0	0	Off	Off	n/a		
0	0	1	RZQ/4	60	SELF REFRESH		
0	1	0	RZQ/2	120			
0	1	1	RZQ/6	40			
1	0	0	RZQ/12	20	SELF REFRESH, WRITE		
1	0	1	RZQ/8	30			
1	1	0	Reserved	Reserved	n/a		
1	1	1	Reserved	Reserved	n/a		


TABLE 76: MODE REGISTERS FOR RTT_WR					
MR1(R	TT_NOM)				
M10	M2	RTT_NOM (RZQ)	RTT_NOM(Ohms)		
0	0	Dynamic ODT OFF: WRITE	E does not affect RTT_NOM		
0	1	RZQ/4	60		
1	0	RZQ/2	120		
1	1	Reserved	Reserved		
n/a	n/a	n/a	n/a		
n/a	n/a	n/a	n/a		
n/a	n/a	n/a	n/a		
n/a	n/a	n/a	n/a		

TABLE 77: TIMING DIAGRAMS FOR DYNAMIC ODT


Figure	Title
Figure 101	Dynamic ODT: ODT asserted before and after the WRITE, BC4
Figure 102	Dynamic ODT: Without WRITE command
Figure 103	Dynamic ODT: ODT pin asserted together with WRITE command for 6 CK cycles, BL8
Figure 104	Dynamic ODT: ODT pin asserted with WRITE command for 6 CK cycles, BC4
Figure 105	Dynamic ODT: ODT pin asserted with WRITE command for 4 CK cycles, BC4

















4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)



SYNCHRONOUS ODT MODE

Synchronous ODT is selected whenever the DLL is turned on and locked while RTT_NOM or RTT_WR is enabled. Based on the POWER-DOWN definition, these modes are:

- Any bank ACTIVE with CKE HIGH
- REFRESH mode with CKE HIGH
- DLE mode with CKE HIGH
- ACTIVE POWER-DOWN mode (regardless of MR0[12])
- PRECHARGE POWER-DOWN mode if DLL is enabled during PRECHARGE POWER-DOWN by MR0[12]

ODT LATENCY AND POSTED ODT

In synchronous ODT mode, RTT turns on ODTL on clock cycles after ODT is sampled HIGH by a rising clock edge and turns off ODTL off clock cycles after ODT is registered LOW by a rising clock edge. The actual on/off times varies by ^tAON and ^tAOF around each clock edge (see Table 78). The ODT LATENCY is tied to the WRITE LATENCY (WL) by ODTL on =WL-2 and ODTL off = WL- 2.

Since WRITE LATENCY is made up of CAS WRITE LATENCY (CWL) and ADDITIVE LATENCY (AL), the AL value programmed into the mode register MR1[4,3], also applies to the ODT signal. The SDRAM's internal ODT signal is delayed a number of clock cycles defined by the AL relative to the external ODT signal. Thus, ODTL on = CWL + AL - 2 and ODTL off = CWL + AL - 2.




4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

SYNCHRONOUS ODT TIMING PARAMETERS

Synchronous ODT mode uses the following timing parameters: ODTL on, ODTL off, ODTH4, ODTH8, ^tAON and ^tAOF (see Table 78 and Figure 106). The minimum RTT turn-on time (^tAON [MIN]) is the point at which the device leaves HIGH-A and ODT resistance begins to turn on. Maximum RTT turn-on time (^tAON [MAX]) is the point at which ODT resistance is fully on. Both are measured relative to ODTL on. The minimum RTT turn-off time (^tAOF [min]) is the point at which the device starts to turn-off ODT resistance. Maximum RTT turn-off time (^tAOF [MAX]) is the point at which ODT has reached HIGH-Z. Both are measured from ODTL off.


When ODT is asserted, it must remain HIGH until ODTH4 is satisfied. If a WRITE command is registered by the SDRAM with ODT HIGH, then ODT must remain HIGH until ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (see Figure 107). ODTH4 and ODTH8 are measured from ODT registered HIGH to ODT registered LOW or from the registration of a WRITE command until ODT is registered LOW.

TABLE 7	TABLE 78: SYNCHRONOUS ODT PARAMETERS							
Symbol	Description	Begins at	Defined to	Definition for All DDR3 bins	Units			
ODTL ON	ODT synchronous TURN-ON delay	ODT registered HIGH	RTT_ON ± ^t AON	CWL + AL - 2	^t CK			
ODTL OFF	ODT synchronous TURN-OFF delay	ODT registered HIGH	RTT_OFF ± ^t AOF	CWL + AL - 2	^t CK			
ODTH4	ODT Minimum HIGH time after ODT assertion or WRITE (BC4)	ODT registered HIGH, or WRITE registration with ODT HIGH	ODT registered LOW	4 ^t cK	^t CK			
ODTH8	ODT Minimum HIGH time after WRITE (BL8)	WRITE registration with ODT HIGH	ODT registered LOW	6 ^t cK	^t CK			
^t AON	ODT TURN-ON relative to ODTL on completion	Completion of ODTL on	RTT_ON	See Table 50	ps			
^t AOF	ODT TURN-OFF relative to ODTL off completion	Completion of ODTL off	RTT_OFF	0.5^{t} cK ± 0.2^{t} cK	^t CK			






4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)



ODT OFF DURING READS

As the DDR3 SDRAM cannot terminate and drive at the same time, RTT must be disabled at least one-half clock cycle before the READ preamble by driving the ODT ball LOW. RTT may not be enabled until the end of the postamble as shown in Figure 108.





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

ASYNCHRONOUS ODT MODE

Asynchronous ODT mode is available when the SDRAM runs in DLL ON mode and when either RTT_NOM or RTT_WR is enabled; however, the DLL is temporarily turned off in PRECHARGED POWER-DOWN standby via MR0[12]. Additionally, ODT operates asynchronously when the DLL is synchronizing after being RESET. See "POWER-DOWN MODE" for definition and guidance over POWER-DOWN details.

In asynchronous ODT timing mode, the internal ODT command is not delayed by AL relative to the external ODT command. In asynchronous ODT mode, ODT controls RTT by analog time. The timing parameters ^tAONPD and ^tAOFPD (see Table 79) replace ODTL on/^tAON and ODTL off/^tAOF respectively, when ODT operates asynchronously (see Figure 109).

The minimum RTT turn-on time (^tAONPD [MIN]) is the point at which the device termination circuit leaves HIGH-Z and ODT resistance begins to turn-on. Maximum RTT turn-on time (^tAONPD [MAX]) is the point at which ODT resistance is fully on. ^tAONPD (MIN) and ^tAONPD (MAX) are measured from ODT being sampled HIGH.

The minimum RTT turn-off time (tAOFPD [MIN]) is the point at which the device termination circuit starts to turn off ODT resistance. Maximum RTT turn-off time (tAOFPD [MAX]) is the point at which ODT has reached HIGH-Z. tAOFPD (MIN) and tAOFPD (MAX) are measured from ODT being sampled LOW.




TABLE 79: ASYNCHRONOUS ODT TIMING PARAMETERS FOR ALL SPEED BINS							
Symbol	Description	MIN	МАХ	Units			
^t AON _{PD}	Asynchronous RTT TURN-ON delay (POWER-DOWN with DLL off)	2	8.5	ns			
^t AOF _{PD}	Asynchronous RTT TURN-OFF delay (POWER-DOWN with DLL off)	2	8.5	ns			



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

SYNCHRONOUS TO ASYNCHRONOUS ODT MODE TRANSITION (POWER-DOWN ENTRY)

There is a transition period around POWER-DOWN ENTRY (PDE) where the SDRAM's ODT may exhibit either synchronous or asynchronous behavior. This transition period occurs if the DLL is selected to be off when in PRECHARGE POWER-DOWN mode by the setting of MR0[12] = 0. POWER-DOWN entry begins ^tANPD prior to CKE first being registered LOW and it ends when CLE is first registered LOW. ^tANPD is equal to the greater of ODTL off + 1^tCK or ODTL on + 1^tCK. If a REFRESH command has been issued, and it is in progress when CKE goes LOW, POWER-DOWN entry will end ^tRFC after the REFRESH command rather than when CKE is first registered LOW. POWER-DOWN ENTRY will then become the greater of ^tANPD and ^tRFC – REFRESH command to CKE registered LOW.

ODT assertion during POWER-DOWN ENTRY results in an RTT change as early as the lesser of ^tAONPD (MIN) and ODTL on x ^tCK + ^tAON (MIN) or as late as the greater of ^tAONPD (MAX) and ODTL on x ^tCK + ^tAON (MAX). ODT de-assertion during POWER-DOWN ENTRY may result in an RTT change as early as the lesser of ^tAOFPD (MIN) and ODTL off x ^tCK + ^tAOF (MIN) or as late as the greater of ^tAOFPD (MAX) and ODTL off x ^tCK + ^tAOF (MIN). Table 80 summarizes these parameters.

If the AL has a large value, the uncertainty of the state of RTT becomes quite large. This is because ODTL on and ODTL off are derived from the WL and WL is equal to CWL + AL. Figure 110 shows three different cases;


- ODT_A: Synchronous behavior before ^tANPD
- ODT_B: ODT state changes during the transition period with ^tAONPD (MIN) less than ODTL on x ^tCK + ^tAON (MIN) and ^tAONPD (MAX) greater than ODTL on x ^tCK + ^tAON (MAX)
- ODT_C: ODT state changes after the transition period with asynchronous behavior

TABLE 80: ODT PARAMETERS FOR POWER-DOWN (DLL OFF) ENTRY AND EXIT TRANSITION PERIOD

	,		
Description	MIN	МАХ	
POWER-DOWN entry transition period (POWER-DOWN entry)	Greater of: ^t AN _{PD} or ^t RFC - REFRESH to CKE LOW		
POWER-DOWN entry transition (POWER-DOWN exit)	^t AN _{PD +} ^t XPDLL		
ODT to RTT TURN-ON delay (ODTL on = WL - 2)	Lesser of: ^t AN _{PD} (MIN) [1ns] or	Lesser of: ^t AN _{PD} (MIN) [1ns] or	
	ODL on x ^t CK + ^t AON (MIN)	ODL on x ^t CK + ^t AON (MIN)	
ODT to RTT TURN-OFF delay (ODTL off = WL - 2)	Lesser of: ^t AOF _{PD} (MIN) [1ns] or	Lesser of: ^t AOF _{PD} (MIN) [1ns] or	
	ODL off x ^t CK + ^t AOF (MIN)	ODL off x ^t CK + ^t AOF (MIN)	
^t AN _{PD}	WL - 1 (Greater of ODTL off + 1 or ODTL on + 1)		



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)



ASYNCHRONOUS TO SYNCHRONOUS ODT MODE TRANSITION (POWER-DOWN EXIT)

The SDRAM's ODT may exhibit either asynchronous or synchronous behavior during POWER-DOWN EXIT (PDX). This transition period occurs if the DLL is selected to be off when in PRECHARGE POWER-DOWN mode by setting MR0[12] to "0". POWER-DOWN exit begins ¹ANPD prior to CKE first being registered HIGH and it ends ¹XPDLL after CKE is first registered HIGH. ¹ANPD is equal to the greater of ODTL off + 1¹CK or ODTL on + 1¹CK. The transition period is ¹ANPD plus ¹XPDLL.

ODT assertion during POWER-DOWN exit results in an RTT change as early as the lesser of $^{t}AONPD$ (MIN) and ODTL on x $^{t}CK + ^{t}AON$ (MIN) or as late as the greater of $^{t}AONPD$ (MAX) and ODTL on x $^{t}CK + ^{t}AON$ (MAX). ODT de-assertion during POWER-DOWN EXIT may result in an RTT change as early as the lesser of $^{t}AOPPD$ (MIN) and OFTL off x $^{t}CK + ^{t}AOF$ (MIN) or as late as the greater of $^{t}AOFPD$ (MAX) and OFTL off x $^{t}CK + ^{t}AOF$ (MIN) or as late as the greater of $^{t}AOFPD$ (MAX) and OFTL off x $^{t}CK + ^{t}AOF$ (MIN) or as late as the greater of $^{t}AOFPD$ (MAX) and OFTL off x $^{t}CK + ^{t}AOF$ (MIN) or as late as the greater of $^{t}AOFPD$ (MAX) and OTL off x $^{t}CK + ^{t}AOF$ (MIN). Table 80 summarizes these parameters.


If the AL has a large value, the uncertainty of the RTT state becomes quite large. This is because ODTL on and ODTL off are derived from the WL, and the WL is equal to CWL + AL. Figure 111 shows three different cases.

- ODT C: Asynchronous behavior before ^tANPD
- ODT B: ODT state changes during the transition period with tAOFPD (MIN) less than ODTL off x tCK + tAOF (MIN) and ODTL off x tCK +
- ^tAOF (MAX) greater than ^tAOFPD (MAX)
- ODT A: ODT state changes after the transition period with synchronous response



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

FIGURE 111 - ASYNCHRONOUS TO SYNCHRONOUS TRANSITION DURING PRECHARGE POWER-DOWN (DLL OFF) EXIT



Notes: 1. CL = 6; AL = CL - 1; CWL = 5; ODTL off = WL - 2 = 8.



4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

ASYNCHRONOUS TO SYNCHRONOUS ODT MODE TRANSITION (SHORT CKE PULSE)

If the time in the PRECHARGE POWER DOWN or IDLE states is very short (short CKE LOW pules), the POWER-DOWN ENTRY and POWER-DOWN EXIT transition periods will overlap. When overlap occurs, the response of the SDRAM's RTT to a change in the ODT state may be synchronous or asynchronous from the start of the POWER-DOWN ENTRY transition period to the end of the POWER-DOWN EXIT transition period even if the ENTRY period ends later than the EXIT period. (see Figure 112).

If the time in the idle state is very short (short CKE HIGH pulse), the POWER-DOWN EXIT and POWER-DOWN ENTRY transition periods overlap. When this overlap occurs, the response of the SDRAM's RTT to a change in the ODT state may be synchronous or asynchronous from the start of the POWER-DOWN EXIT transition period to the end of the POWER-DOWN ENTRY transition period (see Figure 113).





FIGURE 113 - TRANSITION PERIOD FOR SHORT CKE HIGH CYCLES WITH ENTRY AND EXIT PERIOD OVERLAPPING





4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)

REVISION HISTORY						
Revision	Engineer	Issue Date	Description Of Change			
A	DH/JM	05.19.2009	INITIATE			

LOGIC Devices Incorporated reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. LOGIC Devices does not assume any liability arising out of the application or use of any product or circuit described herein. In no event shall any liability exceed the product purchase price. Products of LOGIC Devices are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with LOGIC Devices. Furthermore, LOGIC Devices does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user.